MC68HC705J1ACPE Datasheet, PDF (83/162 Pages) Freescale Semiconductor, Inc – Freescale Semiconductor, Inc.

Freescale Semiconductor, Inc.
Low-Power Modes
Effects of Stop and Wait Modes
After exit from stop mode by reset:
• The COP watchdog counter immediately begins counting from
$0000.
• The COP watchdog counter is cleared at the end of the oscillator
stabilization delay and begins counting from $0000 again.
The WAIT instruction:
The WAIT instruction has no effect on the COP watchdog.
NOTE: To prevent a COP timeout during wait mode, exit wait mode periodically
to service the COP.
5.4.4 Timer
The STOP instruction:
• Clears the RTIE, TOFE, RTIF, and TOF bits in the timer status and
control register, disabling timer interrupt requests and removing
any pending timer interrupt requests
• Disables the clock to the timer
After exiting stop mode by external interrupt, the timer immediately
resumes counting from the last value before the STOP instruction and
continues counting throughout the oscillator stabilization delay.
After exiting stop mode by reset and after the oscillator stabilization
delay, the timer resumes operation from its reset state.
The WAIT instruction:
The WAIT instruction has no effect on the timer.
MC68HC705J1A — Rev. 4.0
Low-Power Modes
For More Information On This Product,
Go to: www.freescale.com
Technical Data