|
MC9S12XD64MAA Datasheet, PDF (1089/1348 Pages) Freescale Semiconductor, Inc – ATD Input Enable Register 0 | |||
|
◁ |
Chapter 26 4 Kbyte EEPROM Module (S12XEETX4KV2)
26.4.2.1 Erase Verify Command
The erase verify operation will verify that the EEPROM memory is erased.
An example ï¬ow to execute the erase verify operation is shown in Figure 26-18. The erase verify command
write sequence is as follows:
1. Write to an EEPROM address to start the command write sequence for the erase verify command.
The address and data written will be ignored.
2. Write the erase verify command, 0x05, to the ECMD register.
3. Clear the CBEIF ï¬ag in the ESTAT register by writing a 1 to CBEIF to launch the erase verify
command.
After launching the erase verify command, the CCIF ï¬ag in the ESTAT register will set after the operation
has completed unless a new command write sequence has been buffered. The number of bus cycles
required to execute the erase verify operation is equal to the number of words in the EEPROM memory
plus 14 bus cycles as measured from the time the CBEIF ï¬ag is cleared until the CCIF ï¬ag is set. Upon
completion of the erase verify operation, the BLANK ï¬ag in the ESTAT register will be set if all addresses
in the EEPROM memory are veriï¬ed to be erased. If any address in the EEPROM memory is not erased,
the erase verify operation will terminate and the BLANK ï¬ag in the ESTAT register will remain clear.
Freescale Semiconductor
MC9S12XDP512 Data Sheet, Rev. 2.21
1091
|
▷ |