|
AK5700 Datasheet, PDF (39/61 Pages) Asahi Kasei Microsystems – 16-Bit ΔΣ Mono ADC with PLL & MIC-AMP | |||
|
◁ |
ASAHI KASEI
[AK5700]
 Serial Control Interface
Internal registers may be written by using the 3-wire µP interface pins (CSN, CCLK and CDTI). CSP pin selects the
polarity of CSN pin and chip address.
1) CSP pin = âLâ
The data on this interface consists of a 2-bit Chip address (Fixed to â10â), Read/Write (Fixed to â1â), Register address
(MSB first, 5bits) and Control data (MSB first, 8bits). Each bit is clocked in on the rising edge (âââ) of CCLK. Address
and data are latched on the 16th CCLK rising edge (âââ) after CSN falling edge(âââ). Clock speed of CCLK is 7MHz
(max). The value of internal registers are initialized by PDN pin = âLâ.
CSN
CCLK
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
CDTI
C1 C0 R/W A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0
â1â â0â â1â
C1-C0:
R/W:
A4-A0:
D7-D0:
Chip Address (C1 = â1â, C0 = â0â); Fixed to â10â
READ/WRITE (â1â: WRITE, â0â: READ); Fixed to â1â
Register Address
Control data
Figure 37. Serial Control I/F Timing (CSP pin = âLâ)
2) CSP pin = âHâ
The data on this interface consists of a 2-bit Chip address (Fixed to â01â), Read/Write (Fixed to â1â), Register address
(MSB first, 5bits) and Control data (MSB first, 8bits). Each bit is clocked in on the rising edge (âââ) of CCLK. Address
and data are latched on the 16th CCLK rising edge (âââ) after CSN rising edge(âââ). Clock speed of CCLK is 7MHz
(max). The value of internal registers are initialized by PDN pin = âLâ.
CSN
CCLK
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
CDTI
C1 C0 R/W A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0
â0â â1â â1â
C1-C0:
R/W:
A4-A0:
D7-D0:
Chip Address (C1 = â0â, C0 = â1â); Fixed to â01â
READ/WRITE (â1â: WRITE, â0â: READ); Fixed to â1â
Register Address
Control data
Figure 38. Serial Control I/F Timing (CSP pin = âHâ)
MS0569-E-01
- 39 -
2006/12
|
▷ |