HMC703LP4E Datasheet, PDF (47/58 Pages) Hittite Microwave Corporation – 8 GHZ FRACTIONAL SYNTHESIZER

v02.0813
HMC703LP4E
8 GHz fractional synthesizer
Table 19. Reg 06h SD CFG Register
BIT
TYPE
NAME
W
[0]
R/W
Modulator Type
1
[4:1]
R/W
Reserved 1
4
[7:5]
R/W
SD Mode
3
[8]
R/W
autoseed (Frac modes)
unidirectional phase (PM)
1
[9]
R/W
External Trigger Enable
(EXTTRIG_EN)
1
[12:10]
R/W
Reserved 7
3
[13]
R/W
Force DSM Clock on
1
[14]
R/W
BIST Enable
1
[16:15]
R/W
Number of Bist Cycles
2
[18:17]
R/W
DSM Clock Source
2
[19]
R/W
Invert DSM Clock
1
[20]
R/W
Reserved 0
1
[21]
R/W
Force RDIV bypass
1
[22]
R/W
Disable Reset of
extra accumulators on ramp
1
[23]
R/W
Single Step Ramp Mode
1
DEFLT
1
15
0
1
1
7
0
0
0
0
0
0
0
0
0
DESCRIPTION
Modulator Type A (1) or Type B(0)
Type B is easier to filter out of band, but can have reduced in-band
spectral performance at prescaler frequencies <1.5GHz.
Program 15
See “Operational Modes” for mode information.
0 - Fractional
1 - Integer
2 - Exact Freq Fractional (Program Reg 0Dh appropriately)
3 - FM mode (Program Reg 0Ch/Reg 0Dh for F2)
4 - PM mode (Program phase step in Reg 0Ah)
5 - Sweep - 1 way - Ramp then Hop (Triggered)
6 - Sweep - 2 way - Ramp Both directions (Triggered)
7 - Sweep - 2 way Auto - Ramp Both directions Continuously
Non PM Mode
1: the modulator phase is initialized on trigger events or at the start
of a frequency ramp.
0: the modulator is not re-initialized
In PM mode (Reg06h[7:5]=4)
1: Trigger on rising edge only
0: Bi-phase modulation, level dependent
Chooses to use the external TRIG pin for trigger events (frequency
hops, ramp movement, phase or FM modulation). The function of
this bit and the trigger system vary depending on SD Mode. See
“Operational Modes” for more information.
Program to 7
Forces the modulator clock on, despite being in integer mode. This
is useful to test coupling from digital to analog.
Internal Use only - Program to 0
Internal Use only
0 - SD Clock from Mcounter (Recommended > 50MHz)
1 - VDIV PFD Clock
2 - RDIV PFD Clock - Use for Phase Coherence
3 - XTAL (Use for BIST)
Test/BIST only
Program to 0
If 1, the Rdivider can be used (and exported on GPO), but the PFD
still uses the undivided XTAL
The Autoseed bit determines if the phase accumulator of the DSM
is reset at the start of a frequency ramp. Normally the other accu-
mulators are also reset - allowing for exact repeatability from cycle-
to-cycle. This extra initialization is avoided if this bit is set - which
can lead to more graceful transients at the start of a ramp.
Single step ramp mode. Advances the ramp one step per trigger.
Can be used to generate arbitrary sweep profiles with an external
trigger. Can also be used for sweep synchronization with the
system.
6 - 47
F^Irrliniecgo^fseohpr_ntrsomsp_enoasftir_isibtoi_hic^ngilrirtde_yafunpi,^rstnaed_airdstsihee_sbesuyl^dmti_hiv_mebae_dtypmlbr_iAcyay_anyAta9ioa_rlnoen7agsn_luoo8dlDrgt-^eofDr₂^vt_toheio_m5^ceveri_0cwisp_tesi-ssil_use3afsobeuc3_r.neie4_dtSliseep3^vuro_eescader_inf,d_iyc•^tnoae_optriabr_oftens_oe9srn:^a_7tascnH_ou8^cyrbui_j-ipernt2^aacft_rttti^e_5ient_tnoe_g0^atecnr_-mhdiM_g3aehnrn3tei_gstc^lsei₇^aor_{obwf3oflAiept}w_{hn.faoaatHuel}a_otoxngv^wntsoe_{Deotviecr•}^evC_eori,.ctheo_NnesOoor_r. prod^FOPre^ohna^r_roet_npiO_To_erei:nn^cc7e,-_h8,ln2_1inod-3leEe_o2lgil_9via_yz^e-_t4a^rWy7_wb^,a0ye^a_w0,nt_•Pwh^d.OO_.^tDh^or.d_irBeptitov_rli^axet_ocen9,^e_.l1iCc_n0oeo6rh^d,_mae^eNtl^rwom^s:rwws^Awofⁿo_o.aadr^lnd^o,agM,_loM_ADge.0A_cv2oic0m0^e61^s2,8_-9I2ⁿ¹4_0c.6,
Trademarks and registered trademarks are the property of their_Ares_pp_pec_lt_iiv_ce_aow_tin_oer_ns. _{Support: [e-mail] m}Support: Phone: 1-800-ANALOG-D