English
Language : 

HMC703LP4E Datasheet, PDF (21/58 Pages) Hittite Microwave Corporation – 8 GHZ FRACTIONAL SYNTHESIZER
v02.0813
HMC703LP4E
8 GHz fractional synthesizer
(not accounting for any mismatch) will be 180° out of phase = ((0.7-0.2) x 360°). The user can take advantage of this
for phase control of the outputs of multiple synthesizers.
If phase control is not needed, the best spurious operation is achieved with the SEED set to a busy binary number,
for example 50F1CDh, or B29D08h.
Note that in Exact Frequency mode with an exact step of fstep, if autoseed is off, there can be a delay of up to 1/fstep
after a trigger before a new fractional frequency is recognized.
Frequency Tuning
Integer Mode
In integer mode the VCO step size is fixed to that of the PD frequency, fpd. Integer mode typically has lower phase
noise than fractional mode for a given PD operating frequency. The advantage is usually of the order of 2 to 3 dB.
Integer mode, however, often requires a lower PD frequency to meet channel step size requirements. The fractional
mode advantage is that higher PD frequencies can be used, hence lower phase noise can often be realized. “Charge
Pump Offset” should be disabled in integer mode. In integer mode the Δ∑ modulator is shut off and the N divider (Reg
03h) may be programmed to any integer value in the range 16 to 216-1. To use the HMC703LP4E in integer mode
program Reg 06h[7:5] = 1, then program the integer portion of the frequency (as per (EQ 5)), ignoring the fractional
part.
There is no double buffering in integer mode, i.e. write data then trigger the frequency change later. A write to the
NINT register (Reg 03h) immediately starts the RF frequency hop. There is no external trigger available in this mode.
If double buffering is required, use fractional mode (Reg 06h[7:5] = 0), with Nfrac (Reg 04h ) = 0, and SEED (Reg 05h)
= 0.
Fractional Mode
The HMC703LP4E is placed into fractional mode by setting SD_MODE (Reg 06h[7:5] ) = 0
The frequency of a locked VCO controlled by the HMC703LP4E, fvco, is given by
fps =
fxtal
R
(Nint + Nfrac) = fint + ffrac
(EQ 5)
Where:
fps
fvco
k
Nint
Nfrac
R
fxtal
fpd
fvco = k fps
(EQ 6)
is the frequency at the prescalar input after any potential RF divide by 2
is the frequency at the HMC703LP4E’s RF port
is 1 if the RF Divide by 2 is bypassed, 2 if on (Reg 08h[17])
is the integer division ratio, Reg 03h, an integer between 20 and 216- 1
is the fractional part, from 0.0 to 0.99999...,Nfrac=Reg 04h/224
is the reference path division ratio, Reg 02h
is the frequency of the reference oscillator input
is the PD operating frequency, fxtal/R
6 - 21
FIrrliniecgofseohprntrsomspenoasftirisibtoihicngilrirtdeyafunpi,rstnaedairdstsiheesbesuyldmtihivmebaedtypmlbriAcyayanyAta9ioarlnoen7agsnluoo8dlDrgt-eofDr2vttoheiom5ceveri0cwisptesi-ssiluse3afsobeuc3r.neie4dtSliseep3vuroeescaderinf,diyc•tnoaeoptriabroftensoe9srn:a7tascnHou8cyrbuij-ipernt2aacftrtttie5ienttnoeg0atecnr-mhdiMg3aehnrn3teigstclsei7aorobwf3oflAieptwhn.faoaatHuelaotoxngvwntsoeDeotviecr•evCeori,.ctheoNnesOoorr. prodFOPreohnarroetnpiOToerei:nncc7e,-h8,ln21inod-3leEeo2lgil9viayze-t4arWy7wb,a0yeaw0,nt•Pwhd.OO.tDhor.dirBeptitovrliaxetocen9,e.l1iCcn0oeo6rhd,maeeNtlrwoms:rwwsAwofnoo.aadrlndo,agM,loMADge.0Acv2oic0m0e61s2,8-9I2n140c.6,
Trademarks and registered trademarks are the property of theirArespppecltiivceaowtinoerns. Support: pll@Ahpitptliitcea.ticoon mSupport: Phone: 1-800-ANALOG-D