English
Language : 

DS730 Datasheet, PDF (42/46 Pages) Xilinx, Inc – LogiCORE IP Video Direct
LogiCORE IP Video Direct Memory Access v1.1
Core Resource Utilization
Resources required for the Video DMA have been estimated for the Spartan®-3A DSP (Table 12), Spartan-6
(Table 13), Virtex®-5 (Table 14) and Virtex-6 (Table 15). These values were generated using the Xilinx CORE
Generator tools v12.3. They are derived from post-synthesis reports, and may change during MAP and PAR.
The resource estimates for the Video DMA are not affected by the data width. To calculate the total resources used
by a particular implementation of the Video DMA, follow these steps:
• Select the FPGA Family that will be used. (i.e., Spartan-3A DSP, Spartan-6, Virtex-5 or Virtex-6)
• Use the corresponding Resource Estimate table for the following steps.
• Select the Video DMA's mode of operation (i.e., Read_Only, Write_Only or Read/Write)
• Use the resource estimates under the selected mode of operation for the following calculations.
• Use the resource numbers from the "Core (1 Frame Store)" as the base of the resource estimate.
• If using the pCore Interface:
• Add the "pCore Interface" values to the resource estimate.
• For each additional Frame Store, add the "Each Additional Frame Store (pCore)" values to the estimate.
(For example, if using 3 Frame Stores, add the values two times.)
• If using the General Purpose Processor (GPP) Interface:
• For each additional Frame Store, add the "Each Additional Frame Store (GPP)" values to the estimate. (For
example, if using 8 Frames Stores, add the values seven times.)
• If using Non-Aligned Transfers, add the "Non-Aligned Transfers" values to the estimate.
Table 12: Spartan-3A DSP Resource Estimates
Feature
Read_Only or Write_Only Mode
Core (1 Frame Store)
Each Additional Frame Store (GPP)
Each Additional Frame Store (pCore)
Non-Aligned Transfers
pCore Interface
Read/Write
Core (Read/Write, 1 Frame Store)
Each Additional Frame Store (GPP)
Each Additional Frame Store
Non-Aligned Transfers
(pCore) pCore Interface
LUTs
FFs
294
206
24
4
32
50
184
147
374
848
492
296
59
7
95
98
303
199
374
848
DS730 September 21, 2010
www.xilinx.com
42
Product Specification