DS730 Datasheet, PDF (25/46 Pages) Xilinx, Inc – LogiCORE IP Video Direct

LogiCORE IP Video Direct Memory Access v1.1
General Processor Interface
The other interface option is the General Purpose Processor (GPP) interface. The GPP Interface is shown in Table 7
and consists of the Streaming Video Signals listed in Table 4, the GPP Gen-Lock Signals listed in Table 8 and the
Control, Interrupt, and Status signals detailed in Table 9. The signals in Table 9 correspond to the registers in
Table 1, which has more in-depth descriptions of each signal.
The selected modes of the Video DMA core determine the signals that are available to the user. When the
Bus_Interface is set to VDMA, the VDMA bus interface is available and the XSVI bus interface is not. Conversely,
when the XSVI is selected the XSVI bus interface is available and the VDMA bus interface is not. When the
DMA_Mode is set to Read/Write, both read and write related signals are available. When Read_Only mode is
selected, only read related signals are available. When Write_Only mode is selected, only write related signals are
available.
The directly exposed control, interrupt and status signals allow the user to wrap these signals with a user-defined
bus interface targeting any arbitrary processor. New values written to the control signals take effect immediately.
The recommendation when using this functionality is to disable the ctrl_rd_dma_en and ctrl_wd_dma_en
signals before updating the control signals.
Table 7: Video DMA General Purpose Processor I/O Diagram
VFBC Command Interface
VFBC_cmd_full
VFBC_cmd_idle
VFBC_cmd_almost_full
VFBC_cmd_clk
VFBC_cmd_reset
VFBC_cmd_data
VFBC_cmd_write
VFBC_cmd_end
VFBC Read Interface
VFBC_rd_empty
VFBC_rd_almost_empty
VFBC_rd_data
VFBC_rd_clk
VFBC_rd_reset
VFBC_rd_read
VFBC_rd_end_burst
VFBC_rd_flush
VFBC Write Interface
VFBC_wd_full
VFBC_wd_almost_full
VFBC_wd_clk
VFBC_wd_reset
VFBC_wd_write
VFBC_wd_end_burst
VFBC_wd_flush
VFBC_wd_data
VFBC_wd_be
VDMA Read Command Interface
VDMA_rcmd_full
VDMA_rcmd_idle
VDMA_rcmd_almost_full
VDMA_rcmd_clk
VDMA_rcmd_reset
VDMA_rcmd_data
VDMA_rcmd_write
VDMA_rcmd_end
DS730 September 21, 2010
www.xilinx.com
25
Product Specification