LM3S5P36 Datasheet, PDF (797/1050 Pages) Texas Instruments – Stellaris® LM3S5P36 Microcontroller

Stellaris^® LM3S5P36 Microcontroller
area must be assigned to each endpoint. In the case of bulk, control and interrupt endpoints, each
has a maximum of 64 bytes per transaction. Isochronous endpoints can have packets with up to
1023 bytes per packet. In either mode, the maximum packet size for the given endpoint must be
set prior to sending or receiving data.
Configuring each endpoint’s FIFO involves reserving a portion of the overall USB FIFO RAM to
each endpoint. The total FIFO RAM available is 4 Kbytes with the first 64 bytes reserved for endpoint
0. The endpoint’s FIFO must be at least as large as the maximum packet size. The FIFO can also
be configured as a double-buffered FIFO so that interrupts occur at the end of each packet and
allow filling the other half of the FIFO.
The USB Device controller's soft connect must be enabled when the Device is ready to start
communications, indicating to the Host controller that the Device is ready to start the enumeration
process.
17.5
Register Map
Table 17-5 on page 797 lists the registers. All addresses given are relative to the USB base address
of 0x4005.0000. Note that the USB controller clock must be enabled before the registers can be
programmed (see page 271). There must be a delay of 3 system clocks after the USB module clock
is enabled before any USB module registers are accessed.
Table 17-5. Universal Serial Bus (USB) Controller Register Map
Offset Name
Type
Reset
Description
0x000 USBFADDR
0x001 USBPOWER
0x002 USBTXIS
0x004 USBRXIS
0x006 USBTXIE
0x008 USBRXIE
0x00A USBIS
0x00B USBIE
0x00C USBFRAME
0x00E USBEPIDX
0x00F USBTEST
0x020 USBFIFO0
0x024 USBFIFO1
0x028 USBFIFO2
0x02C USBFIFO3
0x030 USBFIFO4
0x034 USBFIFO5
0x038 USBFIFO6
R/W
0x00
USB Device Functional Address
R/W
0x20
USB Power
RO
0x0000
USB Transmit Interrupt Status
RO
0x0000
USB Receive Interrupt Status
R/W
0xFFFF
USB Transmit Interrupt Enable
R/W
0xFFFE
USB Receive Interrupt Enable
RO
0x00
USB General Interrupt Status
R/W
0x06
USB Interrupt Enable
RO
0x0000
USB Frame Value
R/W
0x00
USB Endpoint Index
R/W
0x00
USB Test Mode
R/W
0x0000.0000 USB FIFO Endpoint 0
R/W
0x0000.0000 USB FIFO Endpoint 1
R/W
0x0000.0000 USB FIFO Endpoint 2
R/W
0x0000.0000 USB FIFO Endpoint 3
R/W
0x0000.0000 USB FIFO Endpoint 4
R/W
0x0000.0000 USB FIFO Endpoint 5
R/W
0x0000.0000 USB FIFO Endpoint 6
See
page
803
804
806
808
810
812
814
815
817
818
819
820
820
820
820
820
820
820
January 21, 2012
797
Texas Instruments-Production Data