English
Language : 

LM3S5P36 Datasheet, PDF (632/1050 Pages) Texas Instruments – Stellaris® LM3S5P36 Microcontroller
Universal Asynchronous Receivers/Transmitters (UARTs)
Bit/Field
2:0
Name
TXIFLSEL
Type
R/W
Reset
0x2
Description
UART Transmit Interrupt FIFO Level Select
The trigger points for the transmit interrupt are as follows:
Value Description
0x0 TX FIFO ≤ ⅞ empty
0x1 TX FIFO ≤ ¾ empty
0x2 TX FIFO ≤ ½ empty (default)
0x3 TX FIFO ≤ ¼ empty
0x4 TX FIFO ≤ ⅛ empty
0x5-0x7 Reserved
Note:
If the EOT bit in UARTCTL is set (see page 628), the transmit
interrupt is generated once the FIFO is completely empty and
all data including stop bits have left the transmit serializer. In
this case, the setting of TXIFLSEL is ignored.
632
January 21, 2012
Texas Instruments-Production Data