LM3S5P36 Datasheet, PDF (31/1050 Pages) Texas Instruments – Stellaris® LM3S5P36 Microcontroller

Stellaris^® LM3S5P36 Microcontroller
Register 38:
Register 39:
Register 40:
Register 41:
Register 42:
Register 43:
Register 44:
Register 45:
Register 46:
Register 47:
Register 48:
Register 49:
Register 50:
Register 51:
Register 52:
Register 53:
Register 54:
Register 55:
Register 56:
Register 57:
Register 58:
Register 59:
Register 60:
Register 61:
Register 62:
Register 63:
Register 64:
Register 65:
Register 66:
Register 67:
Register 68:
Register 69:
PWM2 Generator A Control (PWM2GENA), offset 0x0E0 ................................................. 920
PWM0 Generator B Control (PWM0GENB), offset 0x064 ................................................. 923
PWM1 Generator B Control (PWM1GENB), offset 0x0A4 ................................................. 923
PWM2 Generator B Control (PWM2GENB), offset 0x0E4 ................................................. 923
PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068 ................................................. 926
PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8 ................................................. 926
PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8 ................................................. 926
PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C .............................. 927
PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC .............................. 927
PWM2 Dead-Band Rising-Edge Delay (PWM2DBRISE), offset 0x0EC .............................. 927
PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070 .............................. 928
PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0 .............................. 928
PWM2 Dead-Band Falling-Edge-Delay (PWM2DBFALL), offset 0x0F0 .............................. 928
PWM0 Fault Source 0 (PWM0FLTSRC0), offset 0x074 .................................................... 929
PWM1 Fault Source 0 (PWM1FLTSRC0), offset 0x0B4 .................................................... 929
PWM2 Fault Source 0 (PWM2FLTSRC0), offset 0x0F4 .................................................... 929
PWM0 Fault Source 1 (PWM0FLTSRC1), offset 0x078 .................................................... 931
PWM1 Fault Source 1 (PWM1FLTSRC1), offset 0x0B8 .................................................... 931
PWM2 Fault Source 1 (PWM2FLTSRC1), offset 0x0F8 .................................................... 931
PWM0 Minimum Fault Period (PWM0MINFLTPER), offset 0x07C ..................................... 934
PWM1 Minimum Fault Period (PWM1MINFLTPER), offset 0x0BC ..................................... 934
PWM2 Minimum Fault Period (PWM2MINFLTPER), offset 0x0FC ..................................... 934
PWM0 Fault Pin Logic Sense (PWM0FLTSEN), offset 0x800 ............................................ 935
PWM1 Fault Pin Logic Sense (PWM1FLTSEN), offset 0x880 ............................................ 935
PWM2 Fault Pin Logic Sense (PWM2FLTSEN), offset 0x900 ............................................ 935
PWM3 Fault Pin Logic Sense (PWM3FLTSEN), offset 0x980 ............................................ 935
PWM0 Fault Status 0 (PWM0FLTSTAT0), offset 0x804 .................................................... 936
PWM1 Fault Status 0 (PWM1FLTSTAT0), offset 0x884 .................................................... 936
PWM2 Fault Status 0 (PWM2FLTSTAT0), offset 0x904 .................................................... 936
PWM0 Fault Status 1 (PWM0FLTSTAT1), offset 0x808 .................................................... 938
PWM1 Fault Status 1 (PWM1FLTSTAT1), offset 0x888 .................................................... 938
PWM2 Fault Status 1 (PWM2FLTSTAT1), offset 0x908 .................................................... 938
Quadrature Encoder Interface (QEI) .......................................................................................... 941
Register 1: QEI Control (QEICTL), offset 0x000 ................................................................................ 947
Register 2: QEI Status (QEISTAT), offset 0x004 ................................................................................ 950
Register 3: QEI Position (QEIPOS), offset 0x008 .............................................................................. 951
Register 4: QEI Maximum Position (QEIMAXPOS), offset 0x00C ....................................................... 952
Register 5: QEI Timer Load (QEILOAD), offset 0x010 ....................................................................... 953
Register 6: QEI Timer (QEITIME), offset 0x014 ................................................................................. 954
Register 7: QEI Velocity Counter (QEICOUNT), offset 0x018 ............................................................. 955
Register 8: QEI Velocity (QEISPEED), offset 0x01C .......................................................................... 956
Register 9: QEI Interrupt Enable (QEIINTEN), offset 0x020 ............................................................... 957
Register 10: QEI Raw Interrupt Status (QEIRIS), offset 0x024 ............................................................. 959
Register 11: QEI Interrupt Status and Clear (QEIISC), offset 0x028 ..................................................... 961
January 21, 2012
31
Texas Instruments-Production Data