CDC960 Datasheet, PDF (28/38 Pages) Texas Instruments – 200-MHz CLOCK SYNTHESIZER/DRIVER WITH SPREAD SPECTURM CAPABILITY AND DEVICE CONTROL INTERFACE

CDC960
200ĆMHz CLOCK SYNTHESIZER/DRIVER
WITH SPREAD SPECTRUM CAPABILITY AND DEVICE CONTROL INTERFACE
SCAS675 – APRIL 2002
PARAMETER MEASUREMENT INFORMATION
From Output
Under Test
CL
(see Note A)
RL = 500 Ω
S1
RL = 500 Ω
VO_REF(OFF)
OPEN
GND
TEST
tPLH/tPHL
tPLZ/tPZL
tPHZ/tPZH
S1
Open
VO_REF(OFF)
GND
LOAD CIRCUIT for tpd and tsk
From Output
Under Test
Test
Point
CL
(see Note A)
LOAD CIRCUIT FOR tr and tf
3V
Input
0V
ÎÎ^tw
VOLTAGE WAVEFORMS
VIH_REF
VT_REF
VIL_REF
Input
VT_REF
tPLH
3V
VT_REF
0V
tPHL
Output
Enable
(high-level
enabling)
VIH_REF
Output ^VT_REF
VIL_REF
tr
tw_high
tw_low
VOH
VOL
tf
Output
Waveform 1
S1 at 6 V
(see Note B)
Output
Waveform 2
S1 at GND
(see Note B)
tPZL
tPZH
VT_REF
VT_REF
VDD
0V
VT_REF
VT_REF
tPLZ
≈3 V
VOL + 0.3 V
VOL
tPHZ
VOH – 0.3 V ^VOH
≈0 V
VOLTAGE WAVEFORMS
VOLTAGE WAVEFORMS
NOTES: A. CL includes probe and jig capacitance. CL = 10 pF (CPU), CL = 20 pF (USB, FDC, REF), CL = 30 pF (PCI, LDC)
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR v 14.318 MHz, ZO = 50 Ω, tr ≤ 2.5 ns,
tf ≤ 2.5 ns.
D. The outputs are measured one at a time with one transition per measurement.
PARAMETER
3.3-V INTERFACE
UNIT
VIH_REF High-level reference voltage
2.4
V
VIL_REF Low-level reference voltage
0.4
V
VT_REF Input threshold reference voltage
1.5
V
VO_REF Off-state reference voltage
6
V
Figure 5. Load Circuit and Voltage Waveforms
28
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265