|
M30218 Datasheet, PDF (98/179 Pages) Mitsubishi Electric Semiconductor – M30218 Group | |||
|
◁ |
Clock asynchronous serial I/O (UART) mode
Mitsubishi microcomputers
M30218 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(2) Clock asynchronous serial I/O (UART) mode
The UART allows transmitting and receiving data after setting the desired transfer rate and transfer data
format. Tables GA-3 lists the specifications of the UART mode. Figure GA-11 shows the UARTi transmit/
receive mode register.
Table GA-3. Specifications of clock synchronous serial I/O mode
Item
Transfer data format
Transfer clock
Transmission/reception control
Transmission start condition
Reception start condition
Interrupt request
generation timing
Error detection
Specification
â¢Character bit (transfer data): 7 bits, 8 bits or 9 bits as selected
â¢Start bit: 1 bit
â¢Parity bit: Odd, even or nothing as selected
â¢Stop bit: 1 bit or 2 bits as selected
â¢When internal clock is selected (bit 3 at addresses 03A016, 03A816 = â0â) :
fi/16(n+1) (Note 1) fi = f1, f8, f32
â¢When external clock is selected (bit 3 at addresses 03A016, 03A816 =â1â) :
fEXT/16(n+1) (Note 1) (Note 2)
_______
_______
_______ _______
â¢CTS function/RTS function/CTS, RTS function chosen to be invalid
â¢To start transmission, the following requirements must be met:
- Transmit enable bit (bit 0 at addresses 03A516, 03AD16) = â1â
- Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16) = â0â
_______
_______
- When CTS function is selected, CTS input level = âLâ
â¢To start reception, the following requirements must be met:
- Receive enable bit (bit 2 at addresses 03A516, 03AD16) = â1â
- Start bit detection
â¢When transmitting
- Transmit interrupt cause select bits (bits 0,1 at address 03B016) = â0â:
Interrupts requested when data transfer from UARTi transfer buffer register to
UARTi transmit register is completed
- Transmit interrupt cause select bits (bits 0, 1 at address 03B016) = â1â:
Interrupts requested when data transmission from UARTi transfer register is completed
â¢When receiving
- Interrupts requested when data transfer from UARTi receive register to
UARTi receive buffer register is completed
â¢Overrun error (Note 3)
This error occurs when the next data is ready before contents of UARTi receive
buffer register are read out
â¢Framing error
This error occurs when the number of stop bits set is not detected
â¢Parity error
This error occurs when if parity is enabled, the number of 1âs in parity and
character bits does not match the number of 1âs set
â¢Error sum flag
This flag is set (= 1) when any of the overrun, framing, and parity errors is encountered
select function
â¢Sleep mode selection
This mode is used to transfer data to and from one of multiple slave microcomputers
Note 1: ânâ denotes the value 0016 to FF16 that is set to the UARTi bit rate generator.
Note 2: fEXT is input from the CLKi pin.
Note 3: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also
that the UARTi receive interrupt request bit is not set to â1â.
97
|
▷ |