English
Language : 

RX113_16 Datasheet, PDF (76/131 Pages) Renesas Technology Corp – 32 MHz, 32-bit RX MCUs, 50 DMIPS, up to 512 Kbytes of flash memory
RX113 Group
5. Electrical Characteristics
Table 5.22 Clock Timing
Conditions: 1.8 V ≤ VCC = VCC_USB ≤ 3.6 V, 1.8 V ≤ AVCC0 ≤ 3.6 V, VSS = AVSS0 = VSS_USB = 0 V, Ta = –40 to +105°C
Item
Symbol
Min.
Typ.
Max.
Unit
Test Conditions
XTAL external clock input cycle time
tXcyc
50
—
—
ns
Figure 5.18
XTAL external clock input high pulse width
tXH
20
—
—
ns
XTAL external clock input low pulse width
tXL
20
—
—
ns
XTAL external clock rising time
tXr
—
—
5
ns
XTAL external clock falling time
tXf
—
—
5
ns
XTAL external clock input wait time*1
tEXWT
0.5
—
—
μs
Main clock oscillator oscillation 2.4 ≤ VCC ≤ 3.6
fMAIN
1
frequency
1.8 ≤ VCC < 2.4
1
—
20
MHz
—
8
Main clock oscillation stabilization time (crystal)*2
tMAINOSC
—
3
—
ms Figure 5.19
Main clock oscillation stabilization time (ceramic
tMAINOSC
—
50
—
μs
resonator)*2
LOCO clock oscillation frequency
LOCO clock oscillation stabilization time
IWDT-dedicated clock oscillation frequency
IWDT-dedicated clock oscillation stabilization time
HOCO clock oscillation frequency
HOCO clock oscillation stabilization time
PLL input frequency*3
PLL circuit oscillation frequency*3
PLL clock oscillation stabilization time
PLL free-running oscillation frequency
USBPLL input frequency*5
USBPLL circuit oscillation frequency*5
USBPLL clock oscillation stabilization time
Sub-clock oscillator oscillation frequency*7
Sub-clock oscillation stabilization time*4
fLOCO
tLOCO
fILOCO
tILOCO
fHOCO
tHOCO
fPLLIN
fPLL
tPLL
fPLLFR
fPLLIN
fPLL
tPLL
fSUB
tSUBOSC
3.44
—
12.75
—
31.52
31.68
31.36
—
4
32
—
—
—
—
—
—
—
4.0
—
15
—
32
32
32
—
—
—
—
8
6, 8*6
48*6
—
32.768
0.5
4.56
0.5
17.25
50
32.48
32.32
32.64
56
8
48
50
—
—
—
50
—
—
MHz
μs
kHz
μs
MHz
μs
MHz
MHz
μs
MHz
MHz
MHz
μs
kHz
s
Figure 5.20
Figure 5.21
Ta = –40 to 85°C
Ta = –20 to 85°C
Ta = –40 to 105°C
Figure 5.23
Figure 5.24
Figure 5.24
Figure 5.25
Note 1. Time until the clock can be used after the main clock oscillator stop bit (MOSCCR.MOSTP) is set to 0 (operating) when the
external clock is stable.
Note 2. Reference values when an 8-MHz resonator is used.
When specifying the main clock oscillator stabilization time, set the MOSCWTCR register with a stabilization time value that is
equal to or greater than the resonator-manufacturer-recommended value.
After changing the setting of the MOSCCR.MOSTP bit so that the main clock oscillator operates, read the OSCOVFSR.MOOVF
flag to confirm that is has become 1, and then start using the main clock.
Note 3. The VCC range should be 2.4 to 3.6 V when the PLL is used.
Note 4. After changing the setting of the SOSCCR.SOSTP bit or RCR3.RTCEN bit so that the sub-clock oscillator operates, only start
using the sub-clock after the sub-clock oscillation stabilization wait time that is equal to or greater than the
oscillator-manufacturer-recommended value has elapsed.
Reference value when a 32.768-kHz resonator is used.
Note 5. The VCC range should be 3.0 to 3.6 V when the USBPLL is used.
Note 6. The input frequency can be set to 6 or 8 MHz only and the oscillation frequency can be set to 48 MHz only.
Note 7. Only 32.768 kHz can be used.
R01DS0216EJ0110 Rev.1.10
Mar 31, 2016
Page 76 of 131