M16C62N Datasheet, PDF (21/213 Pages) Renesas Technology Corp – SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

SFR
Mitsubishi microcomputers
M16C / 62N Group (80-pin)
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
03C016
03C116 ^{A-D register 0 (AD0)}
03C216
A-D register 1 (AD1)
03C316
03C416
03C516 ^{A-D register 2 (AD2)}
03C616
A-D register 3 (AD3)
03C716
03C816
03C916 ^{A-D register 4 (AD4)}
03CA16 _{A-D register 5 (AD5)}
03CB16
03CC16 _{A-D register 6 (AD6)}
03CD16
03CE16
A-D register 7 (AD7)
03CF16
03D016
03D116
03D216
03D316
03D416 A-D control register 2 (ADCON2)
03D516
03D616 A-D control register 0 (ADCON0)
03D716 A-D control register 1 (ADCON1)
03D816 D-A register 0 (DA0)
03D916
03DA16 D-A register 1 (DA1)
03DB16
03DC16 D-A control register (DACON)
03DD16
03DE16
03DF16
03E016 Port P0 register (P0)
03E116 _{Port P1 register (P1)}
*
03E216 Port P0 direction register (PD0)
03E316 Port P1 direction register (PD1)
*
03E416 _{Port P2 register (P2)}
03E516 Port P3 register (P3)
03E616 Port P2 direction register (PD2)
03E716 Port P3 direction register (PD3)
03E816 Port P4 register (P4)
*
03E916 Port P5 register (P5)
03EA16 Port P4 direction register (PD4)
*
03EB16 Port P5 direction register (PD5)
03EC16 Port P6 register (P6)
03ED16 Port P7 register (P7)
*
03EE16 Port P6 direction register (PD6)
03EF16 Port P7 direction register (PD7)
*
03F016 Port P8 register (P8)
03F116 Port P9 register (P9)
*
03F216 Port P8 direction register (PD8)
03F316 Port P9 direction register (PD9)
*
03F416 Port P10 register (P10)
03F516
03F616 Port P10 direction register (PD10)
03F716
03F816
03F916
03FA16
03FB16
03FC16 Pull-up control register 0 (PUR0)
03FD16 Pull-up control register 1 (PUR1)
03FE16 Pull-up control register 2 (PUR2)
03FF16 Port control register (PCR)
Note 1: M16C/62N (80-pin version) group is not provided with the functions, in whole or in part, of the registers
marked with an *. But the relevant registers need to be dealt with as given on page 7.
Note 2: Locations in the SFR area where nothing is allocated are reserved areas. Do not access these areas for
read or write.
Figure 1.7.3. Location of peripheral unit control registers (3)
20