N25Q512A13GF840E Datasheet, PDF (39/91 Pages) Micron Technology – Micron Serial NOR Flash Memory 3V, Multiple I/O, 4KB Sector Erase N25Q512A

512Mb, Multiple I/O Serial Flash Memory
READ IDENTIFICATION Operations
READ IDENTIFICATION Operations
READ ID and MULTIPLE I/O READ ID Commands
To execute the READ ID or MULTIPLE I/O READ ID commands, S# is driven LOW and
the command code is input on DQn. The device outputs the information shown in the
tables below. If an ERASE or PROGRAM cycle is in progress when the command is exe-
cuted, the command is not decoded and the command cycle in progress is not affected.
When S# is driven HIGH, the device goes to standby. The operation is terminated by
driving S# HIGH at any time during data output.
Table 20: Data/Address Lines for READ ID and MULTIPLE I/O READ ID Commands
Command Name
READ ID
MULTIPLE I/O READ ID
Data In
DQ0
DQ[3:0]
Data Out
DQ0
DQ[1:0]
Unique ID
is Output
Yes
No
Extended
Yes
No
Dual
No
Yes
Quad
No
Yes
Note: 1. Yes in the protocol columns indicates that the command is supported and has the same
functionality and command sequence as other commands marked Yes.
Table 21: Read ID Data Out
Size
(Bytes)
1
2
17
Name
Manufacturer ID
Device ID
Memory Type
Memory Capacity
Unique ID
1 Byte: Length of data to follow
2 Bytes: Extended device ID and device
configuration information
14 Bytes: Customized factory data
Content Value
20h
BAh
20h (512Mb)
10h
ID and information such as uniform
architecture, and HOLD
or RESET functionality
Optional
Assigned by
JEDEC
Manufacturer
Factory
Note: 1. The 17 bytes of information in the unique ID is read by the READ ID command, but can-
not be read by the MULTIPLE I/O READ ID command.
Table 22: Extended Device ID, First Byte
Bit 7
Reserved
Bit 6
Reserved
Bit 5¹
1 = Alternate BP
scheme
0 = Standard BP
scheme
Bit 4²
Volatile configuration
register bit setting:
0 = Micron XIP
1 = Basic XIP
Bit 3
HOLD#/RESET#:
0 = HOLD
1 = RESET
Bit 2
Addressing:
0 = by byte
Notes: 1. For alternate BP scheme information, contact the factory.
2. For more information, contact the factory.
Bit 1 Bit 0
Architecture:
00 = Uniform
PDF: 09005aef84752721
n25q_512mb_1ce_3V_65nm.pdf - Rev. O 05/13 EN
39
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2011 Micron Technology, Inc. All rights reserved.