|
MRF39RA Datasheet, PDF (53/72 Pages) Microchip Technology – Low-Power, Integrated UHF Receiver | |||
|
◁ |
MRF39RA
TABLE 5-5: PACKET ENGINE REGISTERS (CONTINUED)
Name
(Address)
Bits
Variable Name
Mode
Default
Value
Description
RegAutoModes
(0x3B)
7-5 EnterCondition
rw
000 Interrupt condition for entering the Intermediate
mode:
000 ï None (AutoModes OFF)
001 ï Rising edge of FifoNotEmpty
010 ï Rising edge of FifoLevel
011 ï Rising edge of CrcOk
100 ï Rising edge of PayloadReady
101 ï Rising edge of SyncAddress
110 ï Reserved
111 ï Falling edge of FifoNotEmpty (i.e., FIFO
empty)
4-2 ExitCondition
rw
000 Interrupt condition for exiting the Intermediate
mode:
000 ï None (AutoModes OFF)
001 ï Falling edge of FifoNotEmpty (i.e., FIFO
empty)
010 ï Rising edge of FifoLevel or Timeout
011 ï Rising edge of CrcOk or Timeout
100 ï Rising edge of PayloadReady or Timeout
101 ï Rising edge of SyncAddress or Timeout
110 ï Reserved
111 ï Rising edge of Timeout
1-0 IntermediateMode
rw
00 Intermediate mode:
00 ï Sleep mode (SLEEP)
01 ï Standby mode (STDBY)
10 ï Receiver mode (RX)
11 ï Reserved
RegFifoThresh
(0x3C)
7â
6-0 FifoThreshold
rw
1*
Unused
rw 0001111 Used to trigger FifoLevel interrupt.
RegPacketConfig2 7-4 InterPacketRxDelay rw
(0x3D)
0000
After PayloadReady occurred, defines the delay
between FIFO empty and the start of a new RSSI
phase for next packet. Must match the
transmitterâs PA ramp-down time.
- Tdelay = 0 if InterpacketRxDelay >= 12
- Tdelay = (2InterpacketRxDelay)/BitRate otherwise
3â
rw
0
Unused
2 RestartRx
w
0
Forces the receiver in Wait mode, in Continuous
Rx mode.
Always reads â0â.
1 AutoRxRestartOn
rw
1
Enables automatic Rx restart (RSSI phase) after
PayloadReady occurred and packet is completely
read from FIFO:
0 ï OFF. RestartRx can be used.
1 ï ON. Rx auto. restart after
InterPacketRxDelay.
0 AesOn
rw
0
Enable the AES decryption:
0 ï OFF
1 ï ON (payload limited to 66 bytes maximum)
RegAesKey1
(0x3E)
7-0 AesKey(127:120)
w
0x00 First byte of cipher key (MSB byte)
RegAesKey2
(0x3F)
7-0 AesKey(119:112)
w
0x00 Second byte of cipher key
RegAesKey3
(0x40)
7-0 AesKey(111:104)
w
0x00 Third byte of cipher key
ï£ 2015 Microchip Technology Inc.
DS40001778B-page 53
|
▷ |