 English |
|
|
|
|
|
|
|
| ICSSSTUB32866B Datasheet, PDF (6/28 Pages) Integrated Circuit Systems – 25-Bit Configurable Registered Buffer for DDR2 | |||
| |||
| ◁ |
Block Diagram for 1:2 mode (positive logic)
RST
CK
CK
VREF
DCKE
DODT
DCS
CSR
ICSSSTUB32866B
Advance Information
1D
C1
R
1D
C1
R
1D
C1
R
QCKEA
QCKEB(1)
QODTA
QODTB (1)
QCSA#
QCSB#(1)
D1
O
1
1D
C1
R
Q1A
Q1B (1)
1165â10/25/06
TO 10 OTHER CHANNELS
NOTE:
1. Disabled in 1:1 configuration.
6
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese