RF60 Datasheet, PDF (83/157 Pages) –

RF60 CRYSTAL-LESS SOC TRANSMITTER v1.0
SFR Definition 23.1. BOOT_BOOTSTAT
Bit
Name
7
6
5
RESERVED
Type
R
Reset
0
R
R
0
0
4
3
2
BS_ERR_FACTORY[2:0]
R
0
0
0
1
0
BS_ERR_ BS_ERR_
USER_ USER_
NEXT
FIRST
R
R
0
0
XREG Address = 0x11FF
Bit Name
Function
7:5 RESERVED Reserved.
4:2 BS_ERR_ Load of the Factory Data.
FACTORY ^{Load of the Factory data failed if value is other than 0x0}
[2:0]
1 BS_ERR_ Load of the Second or Subsequent User block.
USER_ Load of the second or subsequent user block failed if other than 0.
NEXT
0 BS_ERR_ Load of the First User block.
USER_ Load of the first user block failed if other than 0.
FIRST
Apart from the CODE/XDATA RAM memory region there is a boot control and status SFR register,
BOOT_FLAGS. It controls the end of the boot and has error status bit, which is set when bBoot_BootStat
variable has other then 0x00 value. That is added for convenience so the user code can just check a single
bit in SFR register rather then reading XDATA variable to determine whether boot finished successfully or
not. If the bBoot_BootStat XDATA variable is not 0x00 the boot fail flag is set in the BOOT_FLAGS SFR.
The other bits control whether the user code will run after the boot. If the debugging chain is used and user
code is loaded through IDE this process in transparent to the user. The user will generally not write to the
BOOT_FLAGS register.
Tel: [phone]
Fax: [phone]
83
E-mail: [e-mail] http://www.hoperf.com