English
Language : 

MC9S08DZ60 Datasheet, PDF (47/396 Pages) Freescale Semiconductor, Inc – Microcontrollers
Chapter 4 Memory
Table 4-3. High-Page Register Summary (Sheet 3 of 3)
Address Register Name Bit 7
6
5
4
3
2
1
0x1883 CANBTR1
SAMP TSEG22 TSEG21 TSEG20 TSEG13 TSEG12 TSEG11
0x1884 CANRFLG
WUPIF CSCIF RSTAT1 RSTAT0 TSTAT1 TSTAT0 OVRIF
0x1885 CANRIER
WUPIE CSCIE RSTATE1 RSTATE0 TSTATE1 TSTATE0 OVRIE
0x1886 CANTFLG
0
0
0
0
0
TXE2
TXE1
0x1887 CANTIER
0
0
0
0
0
TXEIE2 TXEIE1
0x1888 CANTARQ
0
0
0
0
0
ABTRQ2 ABTRQ1
0x1889 CANTAAK
0
0
0
0
0
ABTAK2 ABTAK1
0x188A CANTBSEL
0
0
0
0
0
TX2
TX1
0x188B CANIDAC
0
0
IDAM1 IDAM0
0
IDHIT2 IDHIT1
0x188C Reserved
0
0
0
0
0
0
0
0x188D CANMISC
0
0
0
0
0
0
0
0x188E CANRXERR
RXERR7 RXERR6 RXERR5 RXERR4 RXERR3 RXERR2 RXERR1
0x188F CANTXERR
TXERR7 TXERR6 TXERR5 TXERR4 TXERR3 TXERR2 TXERR1
0x1890 – CANIDAR0 –
0x1893 CANIDAR3
AC7
AC6
AC5
AC4
AC3
AC2
AC1
0x1894 – CANIDMR0 –
0x1897 CANIDMR3
AM7
AM6
AM5
AM4
AM3
AM2
AM1
0x1898 – CANIDAR4 –
0x189B CANIDAR7
AC7
AC6
AC5
AC4
AC3
AC2
AC1
0x189C – CANIDMR4 –
0x189F CANIDMR7
AM7
AM6
AM5
AM4
AM3
AM2
AM1
0x18BE CANTTSRH
TSR15 TSR14 TSR13 TSR12 TSR11 TSR10 TSR9
0x18BF CANTTSRL
TSR7
TSR6
TSR5
TSR4
TSR3
TSR2
TSR1
0x18C0–
0x18FF
Reserved
—
—
—
—
—
—
—
—
—
—
—
—
—
—
1 This bit is reserved. User must write a 1 to this bit. Failing to do so may result in unexpected behavior.
Bit 0
TSEG10
RXF
RXFIE
TXE0
TXEIE0
ABTRQ0
ABTAK0
TX0
IDHIT0
0
BOHOLD
RXERR0
TXERR0
AC0
AM0
AC0
AM0
TSR8
TSR0
—
—
Figure 4-4 shows the common 13-byte data structure of receive and transmit buffers for standard identifier
mapping. See Chapter 11, “Freescale’s Controller Area Network (S08MSCANV1),” for details on
extended and standard identifier mapping.
Table 4-4. MSCAN Foreground and Receive Transmit Buffer Layout — Standard Mapping
0x18A0
0x18A1
0x18A2
0x18A3
0x18A4 –
0x18AB
0x18AC
0x18AD
0x18AE
CANRIDR0
CANRIDR1
CANRIDR2
CANRIDR3
CANRDSR0 –
CANRDSR7
CANRDLR
Reserved
CANRTSRH
ID10
ID2
—
—
DB7
—
—
TSR15
ID9
ID1
—
—
DB6
—
—
TSR14
ID8
ID0
—
—
DB5
—
—
TSR13
ID7
RTR
—
—
DB4
—
—
TSR12
ID6
IDE
—
—
DB3
DLC3
—
TSR11
ID5
—
—
—
DB2
DLC2
—
TSR10
ID4
—
—
—
DB1
DLC1
—
TSR9
ID3
—
—
—
DB0
DLC0
—
TSR8
MC9S08DZ60 Series Data Sheet, Rev. 1 Draft E
Freescale Semiconductor
PRELIMINARY
47
Subject to Change