English
Language : 

XRS10L620 Datasheet, PDF (39/49 Pages) Exar Corporation – PCI-X to 2-SATA/1-PATA Host Controller
Reg_170H to Reg_17FH (IO01+70h to 7Fh) :
XRS10L620
Port 0 Additional Interrupt Status and Enable for PM # 1 to 7
These fields are valid only when Reg_174H bit 1 ( P0MultiPM) is‘1’ for FIS-based switching
Reg_170H (IO01+70h) : P0AIS, Port 0 Additional Interrupt Status
Bit(s)
31:28
R/W default
RWC 0h
Symbol
Description
Bit 31: Reserved
Bit 30: PM#7 DMA Setup FIS received interrupt flag
Bit 29: PM#7 PIO Setup FIS received interrupt flag
Bit 28: PM#7 D2H Register FIS received interrupt flag
27:24 RWC 0h
Bit 27: Reserved
Bit 26: PM#6 DMA Setup FIS received interrupt flag
Bit 25: PM#6 PIO Setup FIS received interrupt flag
Bit 24: PM#6 D2H Register FIS received interrupt flag
23:20 RWC 0h
Bit 23: Reserved
Bit 22: PM#5 DMA Setup FIS received interrupt flag
Bit 21: PM#5 PIO Setup FIS received interrupt flag
Bit 20: PM#5 D2H Register FIS received interrupt flag
19:16 RWC 0h
Bit 19: Reserved
Bit 18: PM#4 DMA Setup FIS received interrupt flag
Bit 17: PM#4 PIO Setup FIS received interrupt flag
Bit 16: PM#4 D2H Register FIS received interrupt flag
15:12 RWC 0h
Bit 15: Reserved
Bit 14: PM#3 DMA Setup FIS received interrupt flag
Bit 13: PM#3 PIO Setup FIS received interrupt flag
Bit 12: PM#3 D2H Register FIS received interrupt flag
11:08 RWC 0h
Bit 11: Reserved
Bit 10: PM#2 DMA Setup FIS received interrupt flag
Bit 09: PM#2 PIO Setup FIS received interrupt flag
Bit 08: PM#2 D2H Register FIS received interrupt flag
07:04 RWC 0h
Bit 07: Reserved
Bit 06: PM#1 DMA Setup FIS received interrupt flag
Bit 05: PM#1 PIO Setup FIS received interrupt flag
Bit 04: PM#1 D2H Register FIS received interrupt flag
03 RW 0h
PM#F D2H Register FIS received interrupt flag
02:00 RW 0h
Reserved
Rev 1.00
Reg_174H (IO01+74h) : P0AIE, Port 0 Additional Interrupt Enable
Similar to P0IE, first layer enable is CFGM+4 bit 10 and GHC.IE bit
Bit(s) R/W default
31:28 RW 0h
Symbol
Description
Bit 31: reserved
Bit 30: If set, INTA# issued when P0AIS bit 30=1 for PM#7
Bit 29: If set, INTA# issued when P0AIS bit 29=1 for PM#7
Bit 28: If set, INTA# issued when P0AIS bit 28=1 for PM#7
38
1/20/2009