|
GC4116 Datasheet, PDF (56/57 Pages) List of Unclassifed Manufacturers – MULTI-STANDARD QUAD DUC CHIP | |||
|
◁ |
GC4116 REGISTER ASSIGNMENT QUICK REFERENCE GUIDE.
Page Address
Name
7(MSB)
6
5
4
3
2
1
0(LSB)
Suggested
Default
Global
0
Sync Mode
1
Int Mode
2
Int Gain
3
Int Byte 0
4
Int Byte 1
5
Reset
6
Counter Byte 0
7
Counter Byte 1
8
Chan A Sync
9
Chan B Sync
10
Chan C Sync
11
Chan D Sync
12
Flush
13
Miscellaneous
14
Status
15
Page
Page 0 16,17,18,19 FREQ_A
Frequency 20,21 PHASE_A
and 24,25,26,27 FREQ_B
Phase
A,B
28,29 PHASE_B
30
Checksum
31
Revision
Page 1 16,17,18,19 FREQ_C
Frequency
and
20,21
PHASE_C
Phase 24,25,26,27 FREQ_D
A,B
28,29 PHASE_D
Page 2
16
GAIN_A
Input
Gain
17
GAIN_B
18
GAIN_C
19
GAIN_D
Page 3
16,17 CHAN_A_I
Channel
Inputs
18,19
20,21
CHAN_A_Q
CHAN_B_I
22,23 CHAN_B_Q
24,25 CHAN_C_I
26,27 CHAN_C_Q
28,29 CHAN_D_I
30,31 CHAN_D_Q
Page 4
16,17 RES_A_I
Re-
sampler
Inputs
18,19
20,21
22,23
RES_A_Q
RES_B_I
RES_B_Q
24,25 RES_C_I
26,27 RES_C_Q
28,29 RES_D_I
30,31 RES_D_Q
P 16-19
F
I
20-23
R 24-27
16-31
16-31
16-31
PFIR_A Taps
PFIR_B Taps
PFIR_C Taps
28-31 16-31 PFIR_D Taps
ONE_SHOT
USE_OS
OUTPUT_SYNC (SIA)
COUNTER_SYNC (SIA)
INT_SYNC (SIA)
E9 then 69
DIAG_SYNC (SIA)
DIAG
NOSYM
TEST
GAIN_SYNC
SPLIT_IQ
REAL
00
-
BIG_SHIFT
SCALE
09
INT[0:7]
07
-
INT[8:13]
00
GLOBAL
PAD_RESET NOCK_RESET RES_RESET
RESET_D
RESET_C
RESET_B
RESET_A FF then 00
CNT[0:7]
00
CNT[7:15]
00
DITHER_SYNC (SIB)
NCO_SYNC (SIB)
PHASE_SYNC (SIB)
FREQ_SYNC (SIB)
5F
DITHER_SYNC (SIB)
NCO_SYNC (SIB)
PHASE_SYNC (SIB)
FREQ_SYNC (SIB)
5F
DITHER_SYNC (SIB)
NCO_SYNC (SIB)
PHASE_SYNC (SIB)
FREQ_SYNC (SIB)
5F
DITHER_SYNC (SIB)
NCO_SYNC (SIB)
PHASE_SYNC (SIB)
FREQ_SYNC (SIB)
5F
FLUSH_D (SIA)
FLUSH_C (SIA)
FLUSH_B (SIA)
FLUSH_A (SIA)
55
OS_MODE 4_OUT_MODE DIS_CK_LOSS CK2X_TEST EXT_CK2X CMPLX_OUT MSB_INVERT NO_AUTO_FL
80
CK_LOSS RES_OVFLW SUMIO_OVFL CHAN_OVFLW RES_MISSED RES_IN_RDY CHAN_MISSD CHAN_IN_RDY
00
-
32 bit channel A tuning frequency, LSBs in 16, MSBs in 19, FREQ = 232F/FCK
16 bit channel A phase, LSBs in 20, MSBs in 21, PHASE=216P/2Ï
32 bit channel B tuning frequency, LSBs in 24, MSBs in 27, FREQ = 232F/FCK
16 bit channel B phase, LSBs in 28, MSBs in 29, PHASE=216P/2Ï
PAGE
00
00000000
0000
00000000
0000
CHECKSUM
read only
REVISION
32 bit channel C tuning frequency, LSBs in 16, MSBs in 19, FREQ = 232F/FCK
16 bit channel C phase, LSBs in 20, MSBs in 21, PHASE=216P/2Ï
32 bit channel D tuning frequency, LSBs in 24, MSBs in 27, FREQ = 232F/FCK
16 bit channel D phase, LSBs in 28, MSBs in 29, PHASE=216P/2Ï
read only
00000000
0000
00000000
0000
8 bit input gain (G) for channel A. GAIN = G/128
80
8 bit input gain (G) for channel B. GAIN = G/128
80
8 bit input gain (G) for channel C. GAIN = G/128S
80
8 bit input gain (G) for channel D. GAIN = G/128
80
Channel A Input Data, I-Half. LSBs in 16, MSBs in 17
00
Channel A Input Data, Q-Half. LSBs in 18, MSBs in 19
00
Channel B Input Data, I-Half. LSBs in 20, MSBs in 21
00
Channel B Input Data, Q-Half. LSBs in 22, MSBs in 23
00
Channel C Input Data, I-Half. LSBs in 24, MSBs in 25
00
Channel C Input Data, Q-Half. LSBs in 26, MSBs in 27
00
Channel D Input Data, I-Half. LSBs in 28, MSBs in 29
00
Channel D Input Data, Q-Half. LSBs in 30, MSBs in 31
00
Resampler A Input Data, I-Half. LSBs in 16, MSBs in 17
00
Resampler A Input Data, Q-Half. LSBs in 18, MSBs in 19
00
Resampler B Input Data, I-Half. LSBs in 20, MSBs in 21
00
Resampler B Input Data, Q-Half. LSBs in 22, MSBs in 23
00
Resampler C Input Data, I-Half. LSBs in 24, MSBs in 25
00
Resampler C Input Data, Q-Half. LSBs in 26, MSBs in 27
00
Resampler D Input Data, I-Half. LSBs in 28, MSBs in 29
00
Resampler D Input Data, Q-Half. LSBs in 30, MSBs in 31
00
32 PFIR Coefï¬cients for channel A. Load LSBs in even addresses, MSBs in odd addresses
32 PFIR Coefï¬cients for channel B. Load LSBs in even addresses, MSBs in odd addresses
32 PFIR Coefï¬cients for channel C. Load LSBs in even addresses, MSBs in odd addresses
32 PFIR Coefï¬cients for channel D. Load LSBs in even addresses, MSBs in odd addresses
REV 1.0
SYNC MODE
0
1
2
3
SYNC SOURCE
off (never asserted)
SIA or SIB, See each sync for (SIA) or (SIB)
TC (OS if USE_OS is set)
on (always active)
APRIL 27, 2001
|
▷ |