English
Language : 

CN8223 Datasheet, PDF (145/161 Pages) Conexant Systems, Inc – ATM Transmitter/Receiver with UTOPIA Interface
CN8223
ATM Transmitter/Receiver with UTOPIA Interface
4.0 Electrical and Mechanical Specifications
4.3 Timing
4.3.3 FIFO Interface Timing
Table 4-7 and Figure 4-6 display the timing requirements and characteristics of
the FIFO port interface. All times are in nanoseconds.
Table 4-7. FIFO Port Interface Timing
Name
Interval
Description
tptx,tprx
twdl
twdr
tfws
tivws
tdows
twsiv
twsdo
tsyws
twssy
terr
trdl
trdr
tdirs
trsdi
tsyrs
trssy
tfsrs
ters
—
1–2
2–4
3–4
5–7
6–7
12–13
7–8
9–12
12–14
10–11
15–17
17–20
16–17
17–18
19–21
21–22
23–26
24–26
Transmit or Receive Clock Input Period
Write Strobe Low Pulse Width
Write Strobe Recovery Time
Full Input Setup to Write Strobe Falling Edge
Invalid Indication Stable before Write Strobe Rising Edge
Data Out Valid before Write Strobe Rising Edge
Invalid Indication Stable after Write Strobe Rising Edge
Data Out Valid after Write Strobe Rising Edge
Receive Sync Valid before Write Strobe Rising Edge
Receive Sync Valid after Write Strobe Rising Edge
Write Error Output Valid after Write Strobe Falling Edge
Read Strobe Low Pulse Width
Read Strobe Recovery Time
Data In Setup before Read Strobe Rising Edge
Data In Hold after Read Strobe Rising Edge
Transmit Sync Valid before Read Strobe Rising Edge
Transmit Sync Valid after Read Strobe Rising Edge
Frame Sync Valid before Read Strobe Rising Edge
Empty Input Setup to Read Strobe Rising Edge
PHY Type 4-7
Min
6.4
4 × tprx
4 × tprx
4.0
3 × tprx
3 × tprx
3 × tprx
3 × tprx
3 × tprx
3 × tprx
1.0
4 × tptx
4 × tptx
3.0
2.0
3 × tptx
4 × tptx
2 × tptx
4.0
PHY Type 0-3
Min
22.4
2 × tprx
6 × tprx
4.0
2 × tprx
2 × tprx
4 × tprx
4 × tprx
2 × tprx
4 × tprx
1.0
2 × tprx
6 × tprx
3.0
2.0
2 × tprx
4 × tprx
2 × tprx
4.0
100046C
Conexant
4-11