|
AK4537 Datasheet, PDF (75/76 Pages) Asahi Kasei Microsystems – 16-Bit ΔΣ Stereo CODEC with MIC/HP/SPK-AMP | |||
|
◁ |
ASAHI KASEI
[AK4537]
Date (YY/MM/DD) Revision Reason
03/05/23
02
Explanation
addition:
Explanation
change:
04/11/26
03
Explanation
addition:
Page Contents
55
Register Definitions (IPGAL6-0 and IPGAR6-0
bits)
âWhen IPGA gain is changed, IPGAL6-0 and
IPGAR6-0 bits should be written while
PMMICL, PMMICR, PMIPGL or PMIPGR
bit is â1â and ALC1 bit is â0â. IPGA gain is
reset when PMMICL=PMMICR=PMIPGL
=PMIPGR= â0â, and then IPGA operation
starts from the default value when PMMICL,
PMMICR, PMIPGL or PMIPGR bit is
changed to â1â. When ALC1 bit is changed
from â1â to â0â, IPGA holds the last gain
value set by ALC1 operation. When
IPGAL6-0 and IPGAR6-0 bits are read, the
register values written by the last write
operation are read out regardless the actual
gain.â is added.
65
MIC Input Recording Sequence
Power Up MIC and ADC: âIn case of stereo
mic, PMMICR and PMADR bits also should
be set to â1â.â is added.
Power Down MIC and ADC: âIn case of
stereo mic, PMMICR and PMADR bits also
should be set to â0â.â is added.
âIPGA gain is reset when PMMICL
=PMMICR=PMIPGL=PMIPGR= â0â, and
then IPGA operation starts from the default
value when PMMICL, PMMICR, PMIPGL or
PMIPGR bit is changed to â1â.â is added.
28
Example of ALC1 Operation
Table 15: IPGAL6-0,
IPGAR6-0=47H(+27.5dB) â 10H(0dB)
Figure 22: Addr=0BH&0FH: Data=47H â 10H
65
MIC Input Recording Sequence
ALC1 Control 3 (Addr: 0BH) Set up IPGA
value for ALC1: deleted.
âAfter the ALC1 bit is set to â1â and MIC
block is powered-up, the ALC1 operation
starts.â
â âAfter the ALC1 bit is set to â1â and
MIC block is powered-up, the ALC1
operation starts from IPGA initial value
(0dB).â
24
Audio Interface Format
[When LOOP bit = â1â, audio interface format
of SDTO is fixed to I2S regardless of DIF1-0
bits setting.] is added.
32
Headphone Output
Rise/fall time constant: Ï = 250ms(max).
Time until the common goes to HVSS when
PMHPL/R bits = â1â Ã â0â: 500ms(max).
66
Headphone Output Sequence (6), (9)
Rise/fall time constant: Ï = 250ms(max)
MS0202-E-04
- 75 -
2005/04
|
▷ |