|
AK4537 Datasheet, PDF (55/76 Pages) Asahi Kasei Microsystems – 16-Bit ΔΣ Stereo CODEC with MIC/HP/SPK-AMP | |||
|
◁ |
ASAHI KASEI
[AK4537]
ALC1: ALC1 Enable Flag
0: ALC1 Disable (Default)
1: ALC1 Enable
ALC1 is enabled when ALC1 bit is â1â. Default is â0â(Disable).
ALC2: ALC2 Enable Flag
0: ALC2 Disable
1: ALC2 Enable (Default)
ALC2 is enabled after initialization cycle(2048/fs=46.4ms@fs=44.1kHz). This initialization cycle starts when
PMSPK bit is changed from â0â to â1â. Default is â1â(Enable).
Addr
0AH
Register Name
ALC Mode Control 2
R/W
Default
D7
D6
D5
D4
D3
D2
D1
D0
0
REF6 REF5 REF4 REF3 REF2 REF1 REF0
RD
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
1
1
0
1
1
0
REF6-0: Reference value at ALC1 Recovery Operation (see Table 31)
During the ALC1 recovery operation, if the IPGA value exceeds the setting reference value by gain operation,
then the IPGA does not become larger than the reference value. For example, when REF7-0 = â30Hâ, RATT
= 2step, IPGA = 2FH, even if the input signal does not exceed the âALC1 Recovery Waiting Counter Reset
Levelâ, the IPGA does not change to 2FH + 2step = 31H, and keeps 30H. Default is â36Hâ.
DATA (HEX)
GAIN (dB)
MIC Input
LINE Input
STEP
47
+27.5
+12.0
46
+27.0
+11.5
45
+26.5
+11.0
:
:
:
36
+19.0
+3.5
Default
:
:
:
2F
+15.5
+0.0
:
:
:
10
+0.0
-15.5
0.5dB
:
:
:
06
â5.0
â20.5
05
â5.5
â21.0
04
â6.0
â21.5
03
â6.5
â22.0
02
â7.0
â22.5
01
â7.5
â23.0
00
â8.0
â23.5
Table 31. Setting Reference Value at ALC1 Recovery Operation
MS0202-E-04
- 55 -
2005/04
|
▷ |