English
Language : 

AK4753 Datasheet, PDF (50/85 Pages) Asahi Kasei Microsystems – 2-in, 4-out CODEC with DSP Functions
[AK4753]
■ EEP-ROM Interface (EXTEE pin = “H”)
The AK4753 has EEP-ROM I/F to read out the coefficient values for the DSP blocks and the setting data from an
external EEP-ROM to the internal register. DSP function is easily realized in the system using EEP-ROM without extra
microprocessor. The external EEP-ROM must be connected to the EESCL and EESDA pin of the AK4753. The
AK4753 can operate as a master device on the I2C bus network. A connection example is shown in Figure 60.
1. EEP-ROM Data Read Operation
Before start downloading, data must be written to the EEP-ROM.
The AK4753 should be powered up when the PDN pin = “L”. After all power supplies are ON and the EXTEE pin=
“H”, the AK4753 starts downloading the data from the EEP-ROM when the PDN pin (Figure 61) is set to “H”. The
internal OSC of the AK4753 is powered-up by this start setting, and the register data are readout from the EEP-ROM.
The AK4753 I2C master device assumes that there is not another I2C master device on the same bus during
downloading data. Therefore, the I2C I/F of the microprocessor should be set to Hi-Z sate or powered-down. This data
download from EEP-ROM takes 6ms (max). In the EEP-ROM data read operation, error detection results of an
EEP-ROM data read can be monitored on the STO pin. The STO pin outputs “L” when no errors are found. When a
read error is detected, the internal logic circuit repeats data read from EEPROM for nine times (max). If errors are
detected for nine times, the read operation is stopped and the STO pin outputs “H”.
AK4753
DVDD
EEPROM
Interface
STO
2.2kΩ
EESCL
EESDA
2.2kΩ
EEPROM
SCL
SDA
EXTEE = “H”
PDN
start at “H”
Figure 60. Connection Example of the AK4753 and EEP-ROM (I2C)
DVDD, AVDD
PDN pin(i)
Internal OSC
EEP-ROM I/F
EEPROM → AK4753
Coefficient value for DSP,
Setting data
Figure 61. EEP-ROM Download Sequence
MS1311-E-00
- 50 -
2011/07