DS541 Datasheet, PDF (6/27 Pages) Xilinx, Inc – Defense Grade Platform Flash In-System Programmable Configuration PROM

—PRODUCT OBSOLETE / UNDER OBSOLESCENCE—
Defense Grade Platform Flash In-System Programmable Configuration PROM
USERCODE Register
The USERCODE instruction gives access to a 32-bit user programmable scratch pad typically used to supply information
about the device's programmed contents. By using the USERCODE instruction, a user-programmable identification code
can be shifted out for examination. This code is loaded into the USERCODE register during programming of the Platform
Flash PROM. If the device is blank or was not loaded during programming, the USERCODE register contains FFFFFFFFh.
Customer Code Register
For the XQF32P Platform Flash PROM, in addition to the USERCODE, a unique 32-byte Customer Code can be assigned
to each design revision enabled for the PROM. The Customer Code is set during programming, and is typically used to
supply information about the design revision contents. A private JTAG instruction is required to read the Customer Code. If
the PROM is blank, or the Customer Code for the selected design revision was not loaded during programming, or if the
particular design revision is erased, the Customer Code contains all ones.
Platform Flash PROM TAP Characteristics
The Platform Flash PROM family performs both in-system programming and IEEE 1149.1 boundary-scan (JTAG) testing via
a single 4-wire test access port (TAP). This simplifies system designs and allows standard automatic test equipment (ATE)
to perform both functions. The AC characteristics of the Platform Flash PROM TAP are described as follows.
TAP Timing
Figure 3 shows the timing relationships of the TAP signals. These TAP timing characteristics are identical for both
boundary-scan and ISP operations.
X-Ref Target - Figure 3
T_CKMIN
TCK
TMS
T_MSS
T_MSH
T_DIS
T_DIH
TDI
TDO
T_DOV
Figure 3: Test Access Port Timing
DS541_03_111706
TAP AC Parameters
Table 5 shows the timing parameters for the TAP waveforms shown in Figure 3.
Table 5: Test Access Port Timing Parameters
Symbol
Description
T_CKMIN
T_MSS
T_MSH
T_DIS
T_DIH
T_DOV
TCK minimum clock period when V_CCJ = 2.5V or 3.3V
TMS setup time when V_CCJ = 2.5V or 3.3V
TMS hold time when V_CCJ = 2.5V or 3.3V
TDI setup time when V_CCJ = 2.5V or 3.3V
TDI hold time when V_CCJ = 2.5V or 3.3V
TDO valid delay when V_CCJ = 2.5V or 3.3V
Min Max Units
100
–
ns
10
–
ns
25
–
ns
10
–
ns
25
–
ns
–
30
ns
DS541 (v3.0) August 5, 2015
Product Specification
www.xilinx.com
Send Feedback
6