English
Language : 

DS541 Datasheet, PDF (3/27 Pages) Xilinx, Inc – Defense Grade Platform Flash In-System Programmable Configuration PROM
—PRODUCT OBSOLETE / UNDER OBSOLESCENCE—
Defense Grade Platform Flash In-System Programmable Configuration PROM
Programming
In-System Programming
In-System Programmable PROMs can be programmed individually, or two or more can be daisy-chained together and
programmed in-system via the standard 4-pin JTAG protocol as shown in Figure 2. In-system programming offers quick and
efficient design iterations and eliminates unnecessary package handling or socketing of devices. The programming data
sequence is delivered to the device using either Xilinx iMPACT software and a Xilinx download cable, a third-party JTAG
development system, a JTAG-compatible board tester, or a simple microprocessor interface that emulates the JTAG
instruction sequence. The iMPACT software also outputs serial vector format (SVF) files for use with any tools that accept
SVF format, including automatic test equipment. During in-system programming, the CEO output is driven High. All other
outputs are held in a high-impedance state or held at clamp levels during in-system programming. In-system programming
is fully supported across the recommended operating voltage and temperature ranges.
X-Ref Target - Figure 2
V CC
GND
(a)
(b)
DS541_02_111706
Figure 2: JTAG In-System Programming Operation
(a) Solder Device to PCB (b) Program Using Download Cable
External Programming
In traditional manufacturing environments, third-party device programmers can program Platform Flash PROMs with an
initial memory image before the PROMs are assembled onto boards. Contact a preferred third-party programmer vendor for
Platform Flash PROM support information. A sample list of third-party programmer vendors with Platform Flash PROM
support is available on the Xilinx web page for Third-Party Programmer Device Support. See UG161, Platform Flash PROM
User Guide, for the PROM data file format required for programmers.
Pre-programmed PROMs can be assembled onto boards using the typical soldering process guidelines in UG112, Device
Package User Guide. A pre-programmed PROM’s memory image can be updated after board assembly using an in-system
programming solution.
Reliability and Endurance
Xilinx in-system programmable products provide a guaranteed endurance level of 20,000 in-system program/erase cycles
and a minimum data retention of 20 years. Each device meets all functional, performance, and data retention specifications
within this endurance limit.
Design Security
The Xilinx in-system programmable Platform Flash PROM devices incorporate advanced data security features to fully
protect the FPGA programming data against unauthorized reading via JTAG. The XQF32P PROMs can also be
programmed to prevent inadvertent writing via JTAG. Table 2 shows the security settings available for the XQF32P PROM.
DS541 (v3.0) August 5, 2015
Product Specification
www.xilinx.com
Send Feedback
3