DS620 Datasheet, PDF (21/30 Pages) Dallas Semiconductor – Low-Voltage, +-0.5°C Accuracy Digital Thermometer and Thermostat

LogiCORE IP XPS SYSMON ADC (v3.00.b)
XPS SYSMON ADC Timing Diagrams
Figure 12 shows the write operation and Figure 13 shows the read operation waveform for the XPS SYSMON ADC
IP core local registers. Figure 14 shows the write operation and Figure 15 shows the read operation waveform for
SYSMON hard macro registers through the XPS SYSMON ADC IP core.
X-Ref Target - Figure 12
X-Ref Target - Figure 13
Cycles
0
1
2
3
4
5
6
7
8
9
10
SPLB_Clk
SPLB_Rst
PLB_masterID[0:2]
0
PLB_type[0:2]
0
PLB_size[0:3]
0
PLB_ABus[0:31]
A
PLB_PAValid
PLB_RNW
PLB_BE[0:3]
F
PLB_wrDBus[0:31]
SYSMON_RST
Bus2IP_CS
Bus2IP_WrCE
Bus2IP_Addr[0:31]
A
Bus2IP_Data[0:31]
WD
Local_Reg_WrAck
A = C_BASEADDER + Local Register Address
WD = Data to Local Register
DS620_12_020509
Figure 12: XPS SYSMON ADC IP Core Local Register Write Operation
Cycles
0
1
2
3
4
5
6
7
8
9
10
SPLB_Clk
SPLB_Rst
PLB_masterID[0:2]
0
PLB_type[0:2]
0
PLB_size[0:3]
0
PLB_ABus[0:31]
A
PLB_PAValid
PLB_RNW
PLB_BE[0:3]
F
PLB_wrDBus[0:31]
SYSMON_RST
Bus2IP_CS
Bus2IP_RdCE
Bus2IP_Addr[0:31]
A
IP2Bus_Data[0:31]
RD
Local_Reg_RdAck
A = C_BASEADDER + Local Register Address
RD = Data From Local Register
DS620_13_020509
Figure 13: XPS SYSMON ADC IP Core Local Register Read Operation
DS620 October 19, 2011
www.xilinx.com
21
Product Specification