MSP430F677X1_16 Datasheet, PDF (92/162 Pages) Texas Instruments – Polyphase Metering SoCs

MSP430F677x1, MSP430F676x1, MSP430F674x1
SLAS815C – NOVEMBER 2012 – REVISED DECEMBER 2013
Comparator_B
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
V_CC
Supply voltage
TEST CONDITIONS
V_CC
1.8 V
MIN TYP
1.8
CBPWRMD = 00, CBON = 1, CBRSx = 00
2.2 V
22
I_{AVCC_COMP}
Comparator operating
supply current into
AVCC, Excludes
reference resistor ladder
CBPWRMD = 01, CBON = 1, CBRSx = 00
3V
2.2 V, 3
V
32
10
CBPWRMD = 10, CBON = 1, CBRSx = 00
2.2 V, 3
V
0.2
I_{AVCC_REF}
Quiescent current of
resistor ladder into
AVCC, Includes REF
module current
CBREFACC = 1, CBREFLx = 01, CBRSx = 10,
REFON = 0, CBON = 0
CBREFACC = 0, CBREFLx = 01, CBRSx = 10,
REFON = 0, CBON = 0
2.2 V, 3
V
2.2 V, 3
V
10
33
V_IC
Common mode input
range
0
CBPWRMD = 00
-20
V_OFFSET
Input offset voltage
CBPWRMD = 01, 10
-20
C_IN
R_SIN
Input capacitance
Series input resistance
ON - switch closed
OFF - switch opened
5
3
50
CBPWRMD = 00, CBF = 0
t_PD
Propagation delay,
response time
CBPWRMD = 01, CBF = 0
CBPWRMD = 10, CBF = 0
CBPWRMD = 00, CBON = 1, CBF = 1,
CBFDLY = 00
0.30 0.6
t_PD,filter
Propagation delay with
filter active
CBPWRMD = 00, CBON = 1, CBF = 1,
CBFDLY = 01
CBPWRMD = 00, CBON = 1, CBF = 1,
CBFDLY = 10
0.5 1.0
0.8 1.8
CBPWRMD = 00, CBON = 1, CBF = 1,
CBFDLY = 11
1.5 3.4
CBON = 0 to CBON = 1, CBPWRMD = 00, 01
1
t_{EN_CMP}
Comparator enable time
CBON = 0 to CBON = 1, CBPWRMD = 10
t_{EN_REF}
Resistor reference
enable time
CBON = 0 to CBON = 1
1.0
TC_REF
Temperature coefficient
reference
V_{CB_REF}
Reference voltage for a VIN = reference into resistor ladder,
given tap
n = 0 to 31
VIN × VIN ×
(n+1.5) (n+1)
/32 /32
www.ti.com
MAX
3.6
40
50
65
30
UNIT
V
µA
0.85
22 µA
40 µA
V_CC-1 V
+20 mV
+20 mV
pF
4 kΩ
MΩ
450 ns
600 ns
50 µs
1.5 µs
1.8 µs
3.4 µs
6.5 µs
2 µs
50 µs
1.5 µs
50
VIN ×
(n+0.5)
/32
ppm/
°C
V
Flash Memory
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST
CONDITIONS
MIN TYP
DV_{CC(PGM/ERASE)}
I_PGM
I_ERASE
I_MERASE, I_BANK
Program and erase supply voltage
Average supply current from DVCC during program
Average supply current from DVCC during erase
Average supply current from DVCC during mass erase or bank
erase
1.8
3
6
6
MAX UNIT
3.6 V
5 mA
15 mA
15 mA
92
Submit Documentation Feedback
Copyright © 2012–2013, Texas Instruments Incorporated