MSP430F677X1_16 Datasheet, PDF (47/162 Pages) Texas Instruments – Polyphase Metering SoCs

MSP430F677x1, MSP430F676x1, MSP430F674x1
www.ti.com
SLAS815C – NOVEMBER 2012 – REVISED DECEMBER 2013
Table 40. Port P3, P4 Registers (Base Address: 0220h)
REGISTER DESCRIPTION
Port P3 input
Port P3 output
Port P3 direction
Port P3 pullup/pulldown enable
Port P3 drive strength
Port P3 selection 0
Port P4 input
Port P4 output
Port P4 direction
Port P4 pullup/pulldown enable
Port P4 drive strength
Port P4 selection 0
REGISTER
P3IN
P3OUT
P3DIR
P3REN
P3DS
P3SEL0
P4IN
P4OUT
P4DIR
P4REN
P4DS
P4SEL0
OFFSET
00h
02h
04h
06h
08h
0Ah
01h
03h
05h
07h
09h
0Bh
Table 41. Port P5, P6 Registers (Base Address: 0240h)
REGISTER DESCRIPTION
Port P5 input
Port P5 output
Port P5 direction
Port P5 pullup/pulldown enable
Port P5 drive strength
Port P5 selection 0
Port P5 selection 1
Port P6 input
Port P6 output
Port P6 direction
Port P6 pullup/pulldown enable
Port P6 drive strength
Port P6 selection 0
Port P6 selection 1⁽¹⁾
REGISTER
P5IN
P5OUT
P5DIR
P5REN
P5DS
P5SEL0
P5SEL1
P6IN
P6OUT
P6DIR
P6REN
P6DS
P6SEL0
P6SEL1
(1) P6SEL1 is an empty control register to be consistent with P5SEL1 in 16-bit access.
Table 42. Port P7, P8 Registers (Base Address: 0260h)
REGISTER DESCRIPTION
Port P7 input
Port P7 output
Port P7 direction
Port P7 pullup/pulldown enable
Port P7 drive strength
Port P7 selection 0
Port P8 input
Port P8 output
Port P8 direction
Port P8 pullup/pulldown enable
Port P8 drive strength
Port P8 selection 0
REGISTER
P7IN
P7OUT
P7DIR
P7REN
P7DS
P7SEL0
P8IN
P8OUT
P8DIR
P8REN
P8DS
P8SEL0
OFFSET
00h
02h
04h
06h
08h
0Ah
0Ch
01h
03h
05h
07h
09h
0Bh
0Dh
OFFSET
00h
02h
04h
06h
08h
0Ah
01h
03h
05h
07h
09h
0Bh
Copyright © 2012–2013, Texas Instruments Incorporated
Submit Documentation Feedback
47