DS90UB924-Q1 Datasheet, PDF (9/62 Pages) Texas Instruments – 5-MHz to 96-MHz 24-bit Color FPD-Link III to OpenLDI Deserializer With Bidirectional Control Channel

www.ti.com
DS90UB924-Q1
SNLS512 – APRIL 2016
6.6 AC Electrical Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified. ^{(1) (2) (3)}
PARAMETER
TEST CONDITIONS
PIN/FREQ.
MIN
GPIO
t_GPIO,FC
GPIO Pulse Width, Forward
Channel
See ⁽⁴⁾
t_GPIO,BC
RESET
GPIO Pulse Width, Back Channel
t_LRST
PDB Reset Low Pulse
LOOP-THROUGH MONITOR OUTPUT
See ⁽⁴⁾
See ⁽⁴⁾
GPIO[3:0],
PCLK =
5MHz to
96MHz
GPIO[3:0]
2/PCLK
20
PDB
2
E_W
Differential Output Eye Opening R_L = 100 Ω, Jitter freq > f/40
CMLOUTP,
Width ⁽⁴⁾
CMLOUTN
E_H
Differential Output Eye Height
FPD-LINK (OpenLDI) LVDS OUTPUT
t_TLHT
t_THLT
t_DCCJ
t_TTPn
Low -to-High Transition Time
High-to-Low Transition Time
Cycle-to-Cycle Output Jitter
Transmitter Pulse Position
R_L = 100 Ω
5 MHz ≤ PCLK ≤ 96 MHz
5 MHz ≤ PCLK ≤ 96 MHz
n=[6:0] for bits [6:0]
See Figure 13
TxCLK±,
TxOUT[3:0]±
TxCLK±
TxOUT[3:0]±
Δt_TTP
Offset Transmitter Pulse Position PCLK = 96 MHz
(bit 6 - bit 0)
t_DD
Delay Latency
t_TPDD
Power Down Delay Active to OFF
t_TXZR
Enable Delay OFF to Active
FPD-LINK III INPUT
t_DDLT
Lock Time ⁽⁴⁾
LVCMOS OUTPUTS
5 MHz ≤ PCLK ≤ 96 MHz
RIN±, LOCK
t_CLH
Low-to-High Transition Time
t_CHL
High-to-Low Transition Time
BIST MODE
C_L = 8 pF
LOCK, PASS
t_PASS
BIST PASS Valid Time
I2S TRANSMITTER
PASS
t_J
Clock Output Jitter
T_I2S
I2S Clock Period
Figure 10, ^{(4) (5)}
PCLK=5 MHz to 96 MHz
T_{HC_I2S}
T_{LC_I2S}
t_{SR_I2S}
I2S Clock High Time Figure 10, ⁽⁵⁾
I2S Clock Low Time Figure 10, ⁽⁵⁾
I2S Set-up Time Figure 10,
MCLK
I2S_CLK,
PCLK =
5MHz to
96MHz
I2S_CLK
I2S_CLK
I2S_WC
I2S_D[A:D]
4/PCLK
or
1/12.288
MHz
0.35
0.35
0.2
t_{HR_I2S}
I2S Hold Time Figure 10
I2S_WC
0.2
I2S_D[A:D]
TYP
0.4
300
0.25
0.25
40
0.5 + n
0.1
147*T
900
6
6
3
2
800
2
MAX UNIT
s
µs
ms
UI
mV
0.5 ns
0.5 ns
65 ps
UI
UI
T
µs
ns
40 ms
7 ns
5 ns
ns
ns
ns
T_I2S
T_I2S
T_I2S
T_I2S
(1) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as
otherwise modified or specified by the Electrical Characteristics conditions and/or notes. Typical specifications are estimations only and
are not ensured.
(2) Typical values represent most likely parametric norms at V_DD33 = 3.3 V, V_DDIO = 1.8 V or 3.3 V, T_A = 25°C, and at the Recommended
Operating Conditions at the time of product characterization and are not ensured.
(3) Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground
except V_OD and ΔV_OD, which are differential voltages.
(4) Specification is ensured by design and is not tested in production.
(5) I2S specifications for t_LC and t_HC pulses must each be greater than 2 PCLK period to ensure sampling and supersedes the 0.35*T_{I2S_CLK}
requirement. t_LC and t_HC must be longer than the greater of either 0.35*T_{I2S_CLK} or 2*PCLK.
Copyright © 2016, Texas Instruments Incorporated
Product Folder Links: DS90UB924-Q1
Submit Documentation Feedback
9