English
Language : 

DS90UB924-Q1 Datasheet, PDF (34/62 Pages) Texas Instruments – 5-MHz to 96-MHz 24-bit Color FPD-Link III to OpenLDI Deserializer With Bidirectional Control Channel
DS90UB924-Q1
SNLS512 – APRIL 2016
www.ti.com
The Serial Bus protocol is controlled by START, START-Repeated, and STOP phases. A START occurs when
SCL transitions Low while SDA is High. A STOP occurs when SDA transitions High while SCL is also HIGH. See
Figure 34.
SDA
SCL
S
START condition, or
START repeat condition
P
STOP condition
Figure 34. START and STOP Conditions
To communicate with a remote device, the host controller (master) sends the slave address and listens for a
response from the slave. This response is referred to as an acknowledge bit (ACK). If a slave on the bus is
addressed correctly, it Acknowledges (ACKs) the master by driving the SDA bus LOW. If the address doesn't
match the slave address of device, it Not-acknowledges (NACKs) the master by letting SDA be pulled HIGH.
ACKs also occur on the bus when data is being transmitted. When the master is writing data, the slave ACKs
after every data byte is successfully received. When the master is reading data, the master ACKs after every
data byte is received to let the slave know it wants to receive another data byte. When the master wants to stop
reading, it NACKs after the last data byte and creates a stop condition on the bus. All communication on the bus
begins with either a Start condition or a Repeated Start condition. All communication on the bus ends with a Stop
condition. A READ is shown in Figure 35 and a WRITE is shown in Figure 36.
Slave Address
Register Address
S
A
2
A
1
A
0
a
0
c
k
a
c
k
S
Slave Address
a
AA
21
A
0
1
c
k
Data
a
c
k
P
Figure 35. Serial Control Bus — READ
Slave Address
Register Address
S
A
2
A
1
A
0
a
0
c
k
a
c
k
Data
a
c
k
P
Figure 36. Serial Control Bus — WRITE
To support I2C transactions over the BCC. the I2C Master located at the DS90UB924-Q1 deserializer must
support I2C clock stretching. For more information on I2C interface requirements and throughput considerations,
refer to AN-2173 I2C Communication Over FPD-Link III with Bidirectional Control Channel SNLA131.
34
Submit Documentation Feedback
Product Folder Links: DS90UB924-Q1
Copyright © 2016, Texas Instruments Incorporated