LM3S1601 Datasheet, PDF(530/587 Page) Texas Instruments – ARM and Thumb are registered trademarks and Cortex is a trademark

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

LM3S1601 Datasheet, PDF (530/587 Pages) Texas Instruments – ARM and Thumb are registered trademarks and Cortex is a trademark

◁

Signal Tables

Table 16-5. Signals by Pin Number (continued)

Pin Number

Pin Name

Pin Type Buffer Typea Description

PC6

I/O

TTL

GPIO port C bit 6.

M2

CCP3

I/O

TTL

Capture/Compare/PWM 3.

PA1

I/O

TTL

GPIO port A bit 1.

M3

U0Tx

O

TTL

UART module 0 transmit. When in IrDA mode, this signal has IrDA

modulation.

PA2

I/O

TTL

GPIO port A bit 2.

M4

SSI0Clk

I/O

TTL

SSI module 0 clock

PA5

I/O

TTL

GPIO port A bit 5.

M5

SSI0Tx

O

TTL

SSI module 0 transmit

PA7

I/O

TTL

GPIO port A bit 7.

M6

I2C1SDA

I/O

OD

I2C module 1 data.

M7

PG5

I/O

TTL

GPIO port G bit 5.

M8

PF6

I/O

TTL

GPIO port F bit 6.

M9

PF0

I/O

TTL

GPIO port F bit 0.

M10

WAKE

I

TTL

An external input that brings the processor out of Hibernate mode

when asserted.

M11

OSC1

O

Analog Main oscillator crystal output. Leave unconnected when using a

single-ended clock source.

M12

HIB

O

OD

An open-drain output with internal pull-up that indicates the

processor is in Hibernate mode.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

16.2.2 Signals by Signal Name

Table 16-6. Signals by Signal Name

Pin Name

C0+

C0-

C0o

C1+

C1-

C1o

CCP0

CCP1

CCP2

CCP3

CCP4

CCP5

CCP6

CCP7

CMOD0

Pin Number

A7

A6

L9

M1

B7

C2

E12

F1

D12

M2

L2

L1

C9

C8

E11

Pin Type

I

I

O

I

I

O

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I

CMOD1

B10

I

Buffer Typea Description

Analog Analog comparator 0 positive input.

Analog Analog comparator 0 negative input.

TTL

Analog comparator 0 output.

Analog Analog comparator 1 positive input.

Analog Analog comparator 1 negative input.

TTL

Analog comparator 1 output.

TTL

Capture/Compare/PWM 0.

TTL

Capture/Compare/PWM 1.

TTL

Capture/Compare/PWM 2.

TTL

Capture/Compare/PWM 3.

TTL

Capture/Compare/PWM 4.

TTL

Capture/Compare/PWM 5.

TTL

Capture/Compare/PWM 6.

TTL

Capture/Compare/PWM 7.

TTL

CPU Mode bit 0. Input must be set to logic 0 (grounded); other

encodings reserved.

TTL

CPU Mode bit 1. Input must be set to logic 0 (grounded); other

encodings reserved.

530

June 19, 2012

Texas Instruments-Production Data

▷