LM3S1601 Datasheet, PDF (19/587 Pages) Texas Instruments – ARM and Thumb are registered trademarks and Cortex is a trademark

Stellaris^® LM3S1601 Microcontroller
Register 4: SSI Status (SSISR), offset 0x00C ................................................................................... 442
Register 5: SSI Clock Prescale (SSICPSR), offset 0x010 .................................................................. 444
Register 6: SSI Interrupt Mask (SSIIM), offset 0x014 ......................................................................... 445
Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018 .............................................................. 447
Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C ........................................................ 448
Register 9: SSI Interrupt Clear (SSIICR), offset 0x020 ....................................................................... 449
Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0 ............................................. 450
Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4 ............................................. 451
Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8 ............................................. 452
Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC ............................................ 453
Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0 ............................................. 454
Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4 ............................................. 455
Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8 ............................................. 456
Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC ............................................ 457
Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0 ............................................... 458
Register 19: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4 ............................................... 459
Register 20: SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8 ............................................... 460
Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC ............................................... 461
Inter-Integrated Circuit (I²C) Interface ........................................................................................ 462
Register 1: I²C Master Slave Address (I2CMSA), offset 0x000 ........................................................... 478
Register 2: I²C Master Control/Status (I2CMCS), offset 0x004 ........................................................... 479
Register 3: I²C Master Data (I2CMDR), offset 0x008 ......................................................................... 483
Register 4: I²C Master Timer Period (I2CMTPR), offset 0x00C ........................................................... 484
Register 5: I²C Master Interrupt Mask (I2CMIMR), offset 0x010 ......................................................... 485
Register 6:
Register 7:
Register 8:
Register 9:
Register 10:
I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014 ................................................. 486
I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018 ........................................... 487
I²C Master Interrupt Clear (I2CMICR), offset 0x01C ......................................................... 488
I²C Master Configuration (I2CMCR), offset 0x020 ............................................................ 489
I²C Slave Own Address (I2CSOAR), offset 0x800 ............................................................ 491
Register 11:
Register 12:
Register 13:
Register 14:
Register 15:
I²C Slave Control/Status (I2CSCSR), offset 0x804 ........................................................... 492
I²C Slave Data (I2CSDR), offset 0x808 ........................................................................... 494
I²C Slave Interrupt Mask (I2CSIMR), offset 0x80C ........................................................... 495
I²C Slave Raw Interrupt Status (I2CSRIS), offset 0x810 ................................................... 496
I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x814 .............................................. 497
Register 16: I²C Slave Interrupt Clear (I2CSICR), offset 0x818 ............................................................ 498
Analog Comparators ................................................................................................................... 499
Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000 .................................. 504
Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004 ....................................... 505
Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x008 ......................................... 506
Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010 ....................... 507
Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x020 ..................................................... 508
Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x040 ..................................................... 508
Register 7: Analog Comparator Control 0 (ACCTL0), offset 0x024 ..................................................... 509
Register 8: Analog Comparator Control 1 (ACCTL1), offset 0x044 ..................................................... 509
June 19, 2012
19
Texas Instruments-Production Data