TIC10024-Q1 Datasheet, PDF (36/81 Pages) Texas Instruments – 24-Input Multiple Switch Detection Interface (MSDI) Device With Adjustable Wetting Current for Automotive Systems

TIC10024-Q1
SCPS268 – SEPTEMBER 2017
www.ti.com
9.3 Programming Guidelines
When configuring the TIC10024-Q1, it is critical to follow the programming guideline summarized below (see
Table 5) to ensure proper behavior of the device:
Table 5. TIC10024-Q1 Programming Guidelines
Category
Programming Requirement
Clean Current Polling (if CCP_INx = 1 in the
CCP_CFG1 register)
At least one input has to be enabled: IN_EN_x = 1 in the IN_EN register
Wetting current auto-scaling (if WC_CFG1
[22:21] != 2b’11)
Continuous mode
Polling mode
• The wetting current auto-scaling feature is only activated in the continuous mode:
POLL_EN = 0 ⁽¹⁾
• The wetting current auto-scaling only applies to 10mA or 15mA wetting currents:
WC_INx bits = 3’b100, 3’b101, 3’b110, or 3’b111 in the WC_CFG0 and WC_CFG1
registers. ⁽¹⁾
t_{POLL_TIME} and t_{POLL_ACT_TIME} settings have to meet the below requirement:
t_{POLL_TIME} ≥ 1.3 × [ t_{POLL_ACT_TIME} + n × 24 μs + 10 μs] ⁽²⁾
• n: the number of enabled channels configured in register IN_EN
• t_{POLL_TIME}: timing setting configured in CONFIG[4:1]
• t_{POLL_ACT_TIME}: timing setting configured in CONFIG[8:5]
(1) These are soft requirements to take advantage of the wetting current auto-scaling feature. The feature takes no effect otherwise.
(2) If CCP is enabled, add tCCP_TRAN +tCCP_TIME, where tCCP_TIME is the timing setting configured in CCP_CFG0[6:4]
9.4 Register_Maps
Table 6 lists the memory-mapped registers for the TIC10024-Q1. All register offset addresses not listed in
Table 6 should be considered as reserved locations and the register contents should not be modified.
OFFSET
1h
2h
3h
4h
5h
6h-19h
1Ah
1Bh
1Ch
1Dh-1Eh
1Fh-20h
21h
22h-23h
24h
25h-32h
TYPE
R
RC
R
R
R
—
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
—
RESET
120h
1h
FFFFh
0h
0h
—
0h
0h
0h
0h
0h
0h
0h
0h
—
Table 6. TIC10024-Q1 Registers
ACRONYM
DEVICE_ID
INT_STAT
CRC
IN_STAT_MISC
IN_STAT_COMP
RESERVED
CONFIG
IN_EN
CS_SELECT
WC_CFG0, WC_CFG1
CCP_CFG0, CCP_CFG1
THRES_COMP
INT_EN_COMP1,
INT_EN_COMP2
INT_EN_CFG0
RESERVED
REGISTER NAME
Device ID Register
Interrupt Status Register
CRC Result Register
Miscellaneous Status Register
Comparator Status Register
RESERVED
Device Global Configuration Register
Input Enable Register
Current Source/Sink Selection Register
Wetting Current Configuration Register
Clean Current Polling Register
Comparator Threshold Control Register
Comparator Input Interrupt Generation Control
Register
Global Interrupt Generation Control Register
RESERVED
SECTION
Go
Go
Go
Go
Go
—
Go
Go
Go
Go
Go
Go
Go
Go
—
36
Submit Documentation Feedback
Product Folder Links: TIC10024-Q1
Copyright © 2017, Texas Instruments Incorporated