LM3S5K36 Datasheet, PDF (30/1050 Pages) Texas Instruments – Stellaris® LM3S5K36 Microcontroller

Table of Contents
Register 148: USB DMA Select (USBDMASEL), offset 0x450 ................................................................ 856
Analog Comparators ................................................................................................................... 858
Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000 .................................. 863
Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004 ....................................... 864
Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x008 ......................................... 865
Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010 ....................... 866
Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x020 ..................................................... 867
Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x040 ..................................................... 867
Register 7: Analog Comparator Control 0 (ACCTL0), offset 0x024 ..................................................... 868
Register 8: Analog Comparator Control 1 (ACCTL1), offset 0x044 ..................................................... 868
Pulse Width Modulator (PWM) .................................................................................................... 870
Register 1: PWM Master Control (PWMCTL), offset 0x000 ................................................................ 883
Register 2: PWM Time Base Sync (PWMSYNC), offset 0x004 ........................................................... 884
Register 3: PWM Output Enable (PWMENABLE), offset 0x008 .......................................................... 885
Register 4: PWM Output Inversion (PWMINVERT), offset 0x00C ....................................................... 887
Register 5: PWM Output Fault (PWMFAULT), offset 0x010 ................................................................ 889
Register 6: PWM Interrupt Enable (PWMINTEN), offset 0x014 ........................................................... 891
Register 7: PWM Raw Interrupt Status (PWMRIS), offset 0x018 ........................................................ 893
Register 8: PWM Interrupt Status and Clear (PWMISC), offset 0x01C ................................................ 895
Register 9: PWM Status (PWMSTATUS), offset 0x020 ...................................................................... 897
Register 10: PWM Fault Condition Value (PWMFAULTVAL), offset 0x024 ............................................ 899
Register 11: PWM Enable Update (PWMENUPD), offset 0x028 ........................................................... 901
Register 12: PWM0 Control (PWM0CTL), offset 0x040 ....................................................................... 904
Register 13: PWM1 Control (PWM1CTL), offset 0x080 ....................................................................... 904
Register 14: PWM2 Control (PWM2CTL), offset 0x0C0 ....................................................................... 904
Register 15: PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044 ..................................... 909
Register 16: PWM1 Interrupt and Trigger Enable (PWM1INTEN), offset 0x084 ..................................... 909
Register 17: PWM2 Interrupt and Trigger Enable (PWM2INTEN), offset 0x0C4 .................................... 909
Register 18: PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048 ..................................................... 912
Register 19: PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088 ..................................................... 912
Register 20: PWM2 Raw Interrupt Status (PWM2RIS), offset 0x0C8 .................................................... 912
Register 21: PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C ............................................ 914
Register 22: PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C ............................................ 914
Register 23: PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC ............................................ 914
Register 24: PWM0 Load (PWM0LOAD), offset 0x050 ........................................................................ 916
Register 25: PWM1 Load (PWM1LOAD), offset 0x090 ........................................................................ 916
Register 26: PWM2 Load (PWM2LOAD), offset 0x0D0 ....................................................................... 916
Register 27: PWM0 Counter (PWM0COUNT), offset 0x054 ................................................................. 917
Register 28: PWM1 Counter (PWM1COUNT), offset 0x094 ................................................................. 917
Register 29: PWM2 Counter (PWM2COUNT), offset 0x0D4 ................................................................ 917
Register 30: PWM0 Compare A (PWM0CMPA), offset 0x058 .............................................................. 918
Register 31: PWM1 Compare A (PWM1CMPA), offset 0x098 .............................................................. 918
Register 32: PWM2 Compare A (PWM2CMPA), offset 0x0D8 .............................................................. 918
Register 33: PWM0 Compare B (PWM0CMPB), offset 0x05C ............................................................. 919
Register 34: PWM1 Compare B (PWM1CMPB), offset 0x09C ............................................................. 919
Register 35: PWM2 Compare B (PWM2CMPB), offset 0x0DC ............................................................. 919
Register 36: PWM0 Generator A Control (PWM0GENA), offset 0x060 ................................................. 920
Register 37: PWM1 Generator A Control (PWM1GENA), offset 0x0A0 ................................................. 920
30
January 21, 2012
Texas Instruments-Production Data