LM3S2776 Datasheet, PDF (22/785 Pages) Texas Instruments – Stellaris® LM3S2776 Microcontroller

Table of Contents
Register 13:
Register 14:
Register 15:
Register 16:
Register 17:
Register 18:
Register 19:
Register 20:
Register 21:
Register 22:
Register 23:
Register 24:
Register 25:
Register 26:
UART Interrupt Clear (UARTICR), offset 0x044 ............................................................... 517
UART DMA Control (UARTDMACTL), offset 0x048 .......................................................... 519
UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0 ..................................... 520
UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4 ..................................... 521
UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8 ..................................... 522
UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC ..................................... 523
UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0 ...................................... 524
UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4 ...................................... 525
UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8 ...................................... 526
UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC ..................................... 527
UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0 ........................................ 528
UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4 ........................................ 529
UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8 ........................................ 530
UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC ........................................ 531
Synchronous Serial Interface (SSI) ............................................................................................ 532
Register 1: SSI Control 0 (SSICR0), offset 0x000 .............................................................................. 546
Register 2: SSI Control 1 (SSICR1), offset 0x004 .............................................................................. 548
Register 3: SSI Data (SSIDR), offset 0x008 ...................................................................................... 550
Register 4: SSI Status (SSISR), offset 0x00C ................................................................................... 551
Register 5: SSI Clock Prescale (SSICPSR), offset 0x010 .................................................................. 553
Register 6: SSI Interrupt Mask (SSIIM), offset 0x014 ......................................................................... 554
Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018 .............................................................. 556
Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C ........................................................ 557
Register 9: SSI Interrupt Clear (SSIICR), offset 0x020 ....................................................................... 558
Register 10: SSI DMA Control (SSIDMACTL), offset 0x024 ................................................................. 559
Register 11: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0 ............................................. 560
Register 12: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4 ............................................. 561
Register 13: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8 ............................................. 562
Register 14: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC ............................................ 563
Register 15: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0 ............................................. 564
Register 16: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4 ............................................. 565
Register 17: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8 ............................................. 566
Register 18: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC ............................................ 567
Register 19: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0 ............................................... 568
Register 20: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4 ............................................... 569
Register 21: SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8 ............................................... 570
Register 22: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC ............................................... 571
Inter-Integrated Circuit (I²C) Interface ........................................................................................ 572
Register 1: I²C Master Slave Address (I2CMSA), offset 0x000 ........................................................... 588
Register 2: I²C Master Control/Status (I2CMCS), offset 0x004 ........................................................... 589
Register 3: I²C Master Data (I2CMDR), offset 0x008 ......................................................................... 593
Register 4: I²C Master Timer Period (I2CMTPR), offset 0x00C ........................................................... 594
Register 5: I²C Master Interrupt Mask (I2CMIMR), offset 0x010 ......................................................... 595
Register 6: I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014 ................................................. 596
Register 7: I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018 ........................................... 597
Register 8: I²C Master Interrupt Clear (I2CMICR), offset 0x01C ......................................................... 598
Register 9: I²C Master Configuration (I2CMCR), offset 0x020 ............................................................ 599
22
November 17, 2011
Texas Instruments-Production Data