LM3S2776 Datasheet, PDF (13/785 Pages) Texas Instruments – Stellaris® LM3S2776 Microcontroller

Stellaris® LM3S2776 Microcontroller
List of Tables
Table 1.
Table 2.
Table 2-1.
Table 2-2.
Table 2-3.
Table 2-4.
Table 2-5.
Table 2-6.
Table 2-7.
Table 2-8.
Table 2-9.
Table 2-10.
Table 2-11.
Table 2-12.
Table 2-13.
Table 3-1.
Table 3-2.
Table 3-3.
Table 3-4.
Table 3-5.
Table 3-6.
Table 3-7.
Table 3-8.
Table 3-9.
Table 4-1.
Table 4-2.
Table 4-3.
Table 5-1.
Table 5-2.
Table 5-3.
Table 5-4.
Table 5-5.
Table 5-6.
Table 5-7.
Table 6-1.
Table 6-2.
Table 7-1.
Table 7-2.
Table 7-3.
Table 8-1.
Table 8-2.
Table 8-3.
Table 8-4.
Table 8-5.
Table 8-6.
Table 8-7.
Revision History .................................................................................................. 26
Documentation Conventions ................................................................................ 32
Summary of Processor Mode, Privilege Level, and Stack Use ................................ 57
Processor Register Map ....................................................................................... 58
PSR Register Combinations ................................................................................. 63
Memory Map ....................................................................................................... 71
Memory Access Behavior ..................................................................................... 73
SRAM Memory Bit-Banding Regions .................................................................... 75
Peripheral Memory Bit-Banding Regions ............................................................... 76
Exception Types .................................................................................................. 81
Interrupts ............................................................................................................ 82
Exception Return Behavior ................................................................................... 87
Faults ................................................................................................................. 88
Fault Status and Fault Address Registers .............................................................. 89
Cortex-M3 Instruction Summary ........................................................................... 91
Core Peripheral Register Regions ......................................................................... 94
Memory Attributes Summary ................................................................................ 97
TEX, S, C, and B Bit Field Encoding ................................................................... 100
Cache Policy for Memory Attribute Encoding ....................................................... 101
AP Bit Field Encoding ........................................................................................ 101
Memory Region Attributes for Stellaris Microcontrollers ........................................ 101
Peripherals Register Map ................................................................................... 102
Interrupt Priority Levels ...................................................................................... 127
Example SIZE Field Values ................................................................................ 155
JTAG_SWD_SWO Signals (64LQFP) ................................................................. 159
JTAG Port Pins Reset State ............................................................................... 160
JTAG Instruction Register Commands ................................................................. 166
System Control & Clocks Signals (64LQFP) ........................................................ 170
Reset Sources ................................................................................................... 171
Clock Source Options ........................................................................................ 176
Possible System Clock Frequencies Using the SYSDIV Field ............................... 178
Examples of Possible System Clock Frequencies Using the SYSDIV2 Field .......... 178
System Control Register Map ............................................................................. 182
RCC2 Fields that Override RCC fields ................................................................. 199
Hibernate Signals (64LQFP) ............................................................................... 237
Hibernation Module Register Map ....................................................................... 243
Flash Protection Policy Combinations ................................................................. 260
User-Programmable Flash Memory Resident Registers ....................................... 262
Flash Register Map ............................................................................................ 262
DMA Channel Assignments ............................................................................... 289
Request Type Support ....................................................................................... 290
Control Structure Memory Map ........................................................................... 291
Channel Control Structure .................................................................................. 291
μDMA Read Example: 8-Bit Peripheral ................................................................ 300
μDMA Interrupt Assignments .............................................................................. 301
Channel Control Structure Offsets for Channel 30 ................................................ 302
November 17, 2011
13
Texas Instruments-Production Data