OMAP4460 Datasheet, PDF (153/444 Pages) Texas Instruments – Multimedia Device

Public Version
OMAP4460
www.ti.com
SWPS046A – JANUARY 2012
Table 3-14. USB DC Electrical Characteristics (continued)
PARAMETER
MIN
NOM
V_OH
Output high-level threshold (I_OH = 4 mA for 50Ω mode, vdds_dv_y⁽⁴⁾ – 0.45
I_OH = 8 mA for 25Ω mode)
V_OL
Output low-level threshold (I_OL = 4 mA for 50Ω mode,
I_OL = 8 mA for 25Ω mode)
Signals in Mode 0: usbb1_ulpitll_stp, usbb1_ulpitll_dir, usbb1_ulpitll_nxt, usbb1_ulpitll_dat[7:0]
(Bottom Balls: AG19 / AF19 / AE19 / AF18 / AG18 / AE17 / AF17 / AH17 / AE16 / AF16 / AG16)
C_LOAD Load capacitance MB[1:0] = 01 (Mode1)
2
maximum frequency = 48 MHz
MB[1:0] = 10 (Mode2)
5
maximum frequency = 4 MHz
MB[1:0] = 11 (Mode3)
3
maximum frequency = 200 MHz
MB[1:0] = 11 (Mode4)
2
maximum frequency = 60 MHz
t_OT
Output transition MB[1:0] = 01 (Mode1)
1.2
time (rise time, t_R maximum frequency = 48 MHz
or fall time, t_F)
measured between
10% to 90% of
MB[1:0] = 10 (Mode2)
maximum frequency = 4 MHz
1.35
PAD voltage,
MB[1:0] = 11 (Mode3)
0.6
minimum at
maximum frequency = 200 MHz
minimum load and
minimum
MB[1:0] = 11 (Mode4)
maximum frequency = 60 MHz
1.2
transmission line
length and
maximum at
maximum load
1.8-V Mode
V_IH
Input high-level threshold
V_IL
Input low-level threshold
V_HYS(11) Input hysteresis voltage
V_OH
Output high-level threshold (I_OH = –6 mA)
V_OL
Output low-level threshold (I_OL = 6 mA)
1.2-V Mode
0.65*vdds_dv_bank0
–0.3
150
vdd – 0.45
V_IH
High-level input threshold
0.65*vdds_dv_bank0
V_IL
Low-level input threshold
V_HYS(11) Input hysteresis voltage
–0.3
135
V_OH
High-level output threshold (I_OH = 6 mA)
0.75*vdds_dv_bank0
V_OL
Low-level output threshold (I_OL = 6 mA)
Signals in Mode 0: usbb2_ulpitll_stp, usbb2_ulpitll_dir, usbb2_ulpitll_nxt, usbb2_ulpitll_dat[7:0]
(Bottom Balls: AF12 / AE12 / AG13 / AE11 / AF11 / AG11 / AH11 / AE10 / AF10 / AG10 / AE9)
C_LOAD Load capacitance DS0 = 0 (Mode2)
5
maximum frequency = 20 MHz
transmission line delay = 1340 ps
DS0 = 0 (Mode2)
2
maximum frequency = 48 MHz
transmission line delay = 670 ps
DS0 = 0 (Mode2)
2
maximum frequency = 60 MHz
transmission line delay = 335 ps
DS0 = 0 (Mode2)
2
maximum frequency = 75 MHz
transmission line delay = 402 ps
DS0 = 1 (Mode1)
2
maximum frequency = 100 MHz
transmission line delay = 203 ps
MAX
0.45
10
35
5
5
5.2
10.6
1.2
3.4
vdds_dv_bank0 + 0.3
0.35 * vdds_dv_bank0
0.45
vdds_dv_bank0 + 0.3
0.35 * vdds_dv_bank0
0.25 * vdds_dv_bank0
35
5
5
5
5
UNIT
V
V
pF
ns
V
V
mV
V
V
V
V
mV
V
V
pF
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): OMAP4460
Electrical Characteristics 153