English
Language : 

LM3S818-IQN50-C2 Datasheet, PDF (188/569 Pages) Texas Instruments – LM3S818 Microcontroller
System Control
NRND: Not recommended for new designs.
Register 17: Device Capabilities 3 (DC3), offset 0x018
This register provides a list of features available in the system. The Stellaris family uses this register
format to indicate the availability of the following family features in the specific device: Analog
Comparator I/Os, CCP I/Os, ADC I/Os, and PWM I/Os.
Device Capabilities 3 (DC3)
Base 0x400F.E000
Offset 0x018
Type RO, reset 0x973F.01FF
31
30
29
28
32KHZ
reserved
CCP4
Type RO
RO
RO
RO
Reset
1
0
0
1
27
reserved
RO
0
26
CCP2
RO
1
15
14
13
12
11
10
reserved
Type RO
RO
RO
RO
RO
RO
Reset
0
0
0
0
0
0
25
CCP1
RO
1
9
RO
0
24
CCP0
RO
1
23
22
reserved
RO
RO
0
0
21
ADC5
RO
1
20
ADC4
RO
1
19
ADC3
RO
1
18
ADC2
RO
1
17
ADC1
RO
1
16
ADC0
RO
1
8
C0O
RO
1
7
6
5
C0PLUS C0MINUS PWM5
RO
RO
RO
1
1
1
4
PWM4
RO
1
3
PWM3
RO
1
2
PWM2
RO
1
1
PWM1
RO
1
0
PWM0
RO
1
Bit/Field
31
30:29
28
27
26
25
24
23:22
21
20
19
Name
32KHZ
reserved
CCP4
reserved
CCP2
CCP1
CCP0
reserved
ADC5
ADC4
ADC3
Type
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
Reset
1
0
1
0
1
1
1
0
1
1
1
Description
32KHz Input Clock Available
When set, indicates the 32KHz pin or an even CCP pin is present and
can be used as a 32-KHz input clock.
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
CCP4 Pin Present
When set, indicates that Capture/Compare/PWM pin 4 is present.
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
CCP2 Pin Present
When set, indicates that Capture/Compare/PWM pin 2 is present.
CCP1 Pin Present
When set, indicates that Capture/Compare/PWM pin 1 is present.
CCP0 Pin Present
When set, indicates that Capture/Compare/PWM pin 0 is present.
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
ADC5 Pin Present
When set, indicates that ADC pin 5 is present.
ADC4 Pin Present
When set, indicates that ADC pin 4 is present.
ADC3 Pin Present
When set, indicates that ADC pin 3 is present.
188
June 18, 2012
Texas Instruments-Production Data