English
Language : 

K4F661612D Datasheet, PDF (8/35 Pages) Samsung semiconductor – 4M X 16BIT CMOS DYNAMIC RAM WITH FAST PAGE MODE
Industrial Temperature
K4F661612D, K4F641612D
CMOS DRAM
NOTES
1. An initial pause of 200§Á is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is
achieved.
2. VIH(min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between
VIH(min) and V IL (max) and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 1 TTL load and 100pF.
4. Operation within the tRCD(max) limit insures that tRAC (max) can be met. tRCD (max) is specified as a reference point only.
If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC .
5. Assumes that tRCD≥tRCD(max).
6. tOFF(min)and tOEZ(max) define the time at which the output achieves the open circuit condition and are not referenced Voh
or Vol.
7. tW C S, tRWD, tCWD and tAWD are non restrictive operating parameters. They are included in the data sheet as electric charac-
teristics only. If tW C S≥tWCS(min), the cycles is an early write cycle and the data output will remain high impedance for the
duration of the cycle. If tCWD ≥tCWD (min), tRWD≥tRWD(min) and tAWD ≥tAWD(min), then the cycle is a read-modify-write cycle
and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the
condition of the data out is indeterminate.
8. Either tRCH or tRRH must be satisfied for a read cycle.
9. These parameters are referenced to the CAS leading edge in early write cycles and to the W falling edge in read-modify-
write cycles.
10. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If
tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of tRAC, tAA, tCAC is delayed by 2ns to 5ns for the specified values. These parameters
should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
K4F64(6)1612D Truth Table
RAS
LCAS
UCAS
W
H
X
X
X
L
H
H
X
L
L
H
H
L
H
L
H
L
L
L
H
L
L
H
L
L
H
L
L
L
L
L
L
L
L
L
H
OE
DQ0 - DQ7
DQ8-DQ15
X
Hi-Z
Hi-Z
X
Hi-Z
Hi-Z
L
DQ-OUT
Hi-Z
L
Hi-Z
DQ-OUT
L
DQ-OUT
DQ-OUT
H
DQ-IN
-
H
-
DQ-IN
H
DQ-IN
DQ-IN
H
Hi-Z
Hi-Z
STATE
Standby
Refresh
Byte Read
Byte Read
Word Read
Byte Write
Byte Write
Word Write
-