S5D0127X01 Datasheet, PDF (42/96 Pages) Samsung semiconductor – MULTISTANDARD VIDEO DECODER/SCALER

S5D0127X01 Data Sheet
MULTIMEDIA VIDEO
formats use CK as pixel clock; the other formats use CK2 as pixel clock. The first pixel is always aligned to the
leading edge of the HAV signal.
1.10.1. Validation Code Insertion
S5D0127X01 inserts validation codes during inactive video (HAV is inactive), and invalid video (HAV is active but
EHAV is inactive) to assist in recognition of scaled data and VBI data. Table 12 lists the available codes, when they
are inserted, and related programming registers.
Table 12: Invalid and Unused Code Insertion
Code
Description
INVALY This user programmed code is inserted in the Y or G output stream in scaling operation when
HAV is active while EHAV is inactive. Insertion of this code is independent of the output
format. Related register is INVALY.
INVALU This user programmed code is inserted in the U or B output stream in scaling operation when
HAV is active while EHAV is inactive. Insertion of this code is independent of the output
format. Related register is INVALU.
INVALV This user programmed code is inserted in the V or R output stream in scaling operation when
HAV is active while EHAV is inactive. Insertion of this code is independent of the output
format. Related register is INVALV.
UNUSEY This user programmed code is inserted in the Y or G output stream when HAV is inactive and
no other reference code is inserted. Insertion of this code is independent of the output format.
Related register is UNUSEY.
UNUSEU This user programmed code is inserted in the U or B output stream when HAV is inactive and
no other reference code is inserted. Insertion of this code is independent of the output format.
Related register is UNUSEU.
UNUSEV This user programmed code is inserted in the V or R output stream when HAV is inactive and
no other reference code is inserted. Insertion of this code is independent of the output format.
Related register is UNUSEV.
An example timing diagram for some of the programmable modes is shown in Figure 35. In this diagram, The field
rate is 60 Hz, A CCIR 601 sampling rate has been selected thus giving 720 active pixels. The horizontal scaling
ratio has been selected for an output of 718 out of 720 pixels.
ELECTRONICS
Modified on May/04/2000
PAGE 42 OF 96