English
Language : 

7733 Datasheet, PDF (275/940 Pages) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER
A-D CONVERTER
9.2 Block description
9.2.5 Port P7 direction register
Input pins of the A-D converter are multiplexed with port P7. When using these pins as A-D converter’s
input pins, set the corresponding bits of the port P7 direction register to “0” to set these ports for the input
mode. Figure 9.2.6 shows the relationship between the port P7 direction register and I/O pins of the sub-
clock oscillation circuit and peripheral functions.
b7 b6 b5 b4 b3 b2 b1 b0
Port P7 direction register (address 11 16)
Bit Corresponding bit’s name
0 Pin AN0
1 Pin AN1
2 Pin AN2/CTS2
3 Pin AN3/CLK2
4 Pin AN4/RxD2
5 Pin AN5/ADTRG/TxD2
6 Pin AN6/XCOUT
7 Pin AN7/XCIN
Functions
At reset RW
0: Input mode
0
1: Output mode
0
When using these pins as A-D
converter’s input pins, set the
0
corresponding bits to “0.”
0
RW
RW
RW
RW
0
RW
0
RW
0
RW
0
RW
Fig. 9.2.6 Relationship between port P7 direction register and I/O pins of sub-clock oscillation circuit
and peripheral functions
Analog input pins function as the port P7’s I/O pins and also function as I/O pins of the sub-clock oscillation
circuit and UART2. For pins which are forcedly set to the output mode when the function for the sub-clock
oscillation circuit or UART2 is selected, analog input is disabled. (Refer to “Table 9.2.3.”)
Table 9.2.3 Port P7’s pin which is forcedly set to output mode
Pin
Conditions where pin is forcedly set to output mode
P73/AN3/CLK2
Clock synchronous serial I/O mode is selected and an internal clock is used.
(bits 3 to 0 at address 6416 = “00012”)
_____
P75/AN5/ADTRG/TxD2 Serial I/O mode is selected.
P76/AN6/XCOUT
(bits 2 to 0 at address 6416 = “0012,” “1002,” “1012,” or “1102”)
Sub-clock oscillation circuit is operating by itself.
(bit 4 at address 6C16 = “1” and bit 2 at address 6F16 = “0” )
9–10
7733 Group User’s Manual