English
Language : 

NS32CG16-10 Datasheet, PDF (74/82 Pages) National Semiconductor (TI) – High-Performance Printer / Display Processor
Appendix B Instruction Execution Times (Continued)
TEX Calculation
Operand 1 is in a register operand 2 is in memory This
means that we have to use the table values for the kFMl
case
The following parameter values are obtained from Table B-2
and the equations in the previous sections
TEA2 (Absolute Mode) e 4
TOPD (Memory Write) e 7 (Operand aligned no waits)
Tf e 4
TCY e 32
TPR e TEA2 a 6 e 4 a 6 e 10
From the FPU Execution Timing table in the NS32181 data
sheet we get a TFPU for MOVLF of 19 clock cycles
The higher value between TPR and TFPU a 3 is 22 The
total execution time in clock cycles is
TEX e TEA2 a TOPD a TF a TCY a 22 e 65
EXAMPLE 2
Calculate TEX for the instruction MULF 20(R0) 4(10(FP))
Assumptions
 The FPU being used is the NS32181
 20(R0) is an aligned read with one wait state
 10(FP) is an aligned read with no wait states
 4(10 (FP)) is an unaligned rmw with two wait states
TEX Calculation
Operand 1 and operand 2 are both in memory Therefore
the table values for the kMMl case must be used
The parameter values obtained from Table B-2 and the
equations in the previous sections are as follows
TEA1 (Register Relative Mode) e 5
TEA2 (Memory Relative Mode) e 8 a TOPD e 15
(TOPD e 7 (Operand Aligned No Wait))
TOPD1 (Read from GEN1) e 7 a 2 e 9 (Operand
Aligned One Wait)
TOPD2 (rmw from GEN2) e 11 a 6 e 17 (Operand Una-
ligned Two Waits)
Tf e 4
x TCY e 22 28
TPR e 0
From the FPU Execution Timing Table in the NS32181 data
sheet we get a TFPU for MULF of 33 clock cycles
The higher value between TPR and TFPU a 3 is 36 The
total execution time in clock cycles is
TEX e TEA1aTEA2aTOPD1aTOPD2a3TfaTCYa
x x 36e5a15a9a17a(22 28)a36e133 140
Mnemonic
ABSi
ACBi
ADDi
ADDCi
ADDPi
ADDQi
ADDR
ADJSPi
ANDi
ASHi
Bcond
BICi
TEA1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
TEA2
1
1
1
1
1
1
1
1
1
1
1
TABLE B-1 Basic Instructions
TOPB
TOPW
TOPD
TOPi
2
2
2
2
3
1
3
1
3
3
2
1
1
3
1
1
2
3
1
L
TCY
Notes
9
SCR k 0
8
SCR l 0
16
15%20
18
17%22
kMl no branch
kMl branch
kRl no branch
kRl branch
3
kxMl
4
kMRl
4
kRRl
3
kxMl
4
kMRl
4
kRRl
16
No Carry
18
Carry
6
kMl
4
kRl
2
kxMl
3
kxRl
6
3
kxMl
4
kMRl
4
kRRl
14 x 45
7
6%10
no branch
branch
3
kxMl
4
kMRl
4
kRRl
74