English
Language : 

NS32CG16-10 Datasheet, PDF (16/82 Pages) National Semiconductor (TI) – High-Performance Printer / Display Processor
2 0 Architectural Description (Continued)
TABLE 2-2 NS32CG16 Instruction Set Summary (Continued)
FLOATING POINT
Format
Operation
Operands
Description
11
MOVf
gen gen
Move a floating point value
9
MOVLF
gen gen
Move and shorten a long value to standard
9
MOVFL
gen gen
Move and lengthen a standard value to long
9
MOVif
gen gen
Convert any integer to standard or long floating
9
ROUNDfi
gen gen
Convert to integer by rounding
9
TRUNCfi
gen gen
Convert to integer by truncating toward zero
9
FLOORfi
gen gen
Convert to largest integer less than or equal to value
11
ADDf
gen gen
Add
11
SUBf
gen gen
Subtract
11
MULf
gen gen
Multiply
11
DIVf
gen gen
Divide
11
CMPf
gen gen
Compare
11
NEGf
gen gen
Negate
11
ABSf
gen gen
Take absolute value
9
LFSR
gen
Load FSR
9
SFSR
gen
Store FSR
12
POLYf
gen gen
Polynomial Step
12
DOTf
gen gen
Dot Product
12
SCALBf
gen gen
Binary Scale
12
LOGBf
gen gen
Binary Log
MISCELLANEOUS
Format
Operation
Operands
Description
1
NOP
1
WAIT
1
DIA
No operation
Wait for interrupt
Diagnose Single-byte ‘‘Branch to Self’’ for hardware
breakpointing Not for use in programming
GRAPHICS
Format
Operation
Operands
Description
5
BBOR
options
Bit-aligned block transfer ‘OR’
5
BBAND
options
Bit-aligned block transfer ‘AND’
5
BBFOR
Bit-aligned block transfer fast ‘OR’
5
BBXOR
options
Bit-aligned block transfer ‘XOR’
5
BBSTOD
options
Bit-aligned block source to destination
5
BITWT
Bit-aligned word transfer
5
EXTBLT
options
External bit-aligned block transfer
5
MOVMPi
Move multiple pattern
5
TBITS
options
Test bit string
5
SBITS
Set bit string
5
SBITPS
Set bit perpendicular string
BITS
Format
Operation
Operands
Description
4
TBITi
6
SBITi
6
SBITIi
6
CBITi
6
CBITIi
6
IBITi
8
FFSi
gen gen
gen gen
gen gen
gen gen
gen gen
gen gen
gen gen
Test bit
Test and set bit
Test and set bit interlocked
Test and clear bit
Test and clear bit interlocked
Test and invert bit
Find first set bit
Note Options are controlled by fields of the instruction PSR status bits or dedicated register values
16