English
Language : 

MC68HC908RF2 Datasheet, PDF (209/254 Pages) Motorola, Inc – HCMOS Microcontroller Unit
Timer Interface Module (TIM)
TIM During Break Interrupts
15.6.3 Stop Mode
The TIM is inactive after the execution of a STOP instruction. The STOP
instruction does not affect register conditions or the state of the TIM
counter. TIM operation resumes when the MCU exits stop mode after an
external interrupt.
15.7 TIM During Break Interrupts
A break interrupt stops the TIM counter.
The system integration module (SIM) controls whether status bits in
other modules can be cleared during the break state. The BCFE bit in
the SIM break flag control register (SBFCR) enables software to clear
status bits during the break state. See 6.8.3 SIM Break Flag Control
Register.
To allow software to clear status bits during a break interrupt, write a
logic 1 to the BCFE bit. If a status bit is cleared during the break state, it
remains cleared when the MCU exits the break state.
To protect status bits during the break state, write a logic 0 to the BCFE
bit. With BCFE at logic 0 (its default state), software can read and write
I/O registers during the break state without affecting status bits. Some
status bits have a 2-step read/write clearing procedure. If software does
the first step on such a bit before the break, the bit cannot change during
the break state as long as BCFE is at logic 0. After the break, doing the
second step clears the status bit.
15.8 I/O Signals
Port B shares two of its pins with the TIM. TCLK can be used as an
external clock input to the TIM prescaler and the TIM channel 0 I/O pin
PTB2/TCH0.
MC68HC908RF2 — Rev. 1
MOTOROLA
Timer Interface Module (TIM)
Advance Information
209