IS75V16F128GS32 Datasheet, PDF (1/52 Pages) Integrated Silicon Solution, Inc – 3.0 Volt Multi-Chip Package (MCP) 128 Mbit Simultaneous Operation Flash Memory and 32 Mbit Pseudo Static RAM

IS75V16F128GS32
ISSI^®
3.0 Volt Multi-Chip Package (MCP)
— 128 Mbit Simultaneous Operation Flash
Memory and 32 Mbit Pseudo Static RAM
MCP FEATURES
• Power supply voltage 2.7V to 3.3V
• High performance:
Flash: 70ns maximum access time
PSRAM: 65ns maximum access time
• Package: 107-ball BGA
• Operating Temperature: -30C to +85C
FLASH FEATURES
• Power Dissipation:
Read Current at 1 Mhz: 4 mA maximum
Read Current at 5 Mhz:18 mA maximum
Sleep Mode: 5 µA maximum
• User Configurable Banks
Flash 1 (64 Mbit)
Bank A1: 8Mbit (8KB x 8 and 64KB x 15)
Bank B1: 24Mbit (64KB x 48)
Bank C1: 24Mbit (64KB x 48)
Bank D1: 8Mbit (8KB x 8 and 64KB x 15)
Flash 2 (64 Mbit)
Bank A2: 8Mbit (8KB x 8 and 64KB x 15)
Bank B2: 24Mbit (64KB x 48)
Bank C2: 24Mbit (64KB x 48)
Bank D2: 8Mbit (8KB x 8 and 64KB x 15)
User chooses two virtual banks from a
combination of four physical banks
• Simultaneous R/W Operations (dual virtual bank):
Zero latency between read and write operations; Data
can be programmed or erased in one bank while data
is simultaneously being read from the other bank
• Low-Power Mode:
A period of no activity causes flash to enter a
low-power state
• Erase Suspend/Resume:
Suspends of erase activity to allow a read in the
same bank
• Sector Erase Architecture:
16 sectors of 4K words each and 126 sectors of 32K words
each in Word mode. Any combination of sectors, or
the entire flash can be simultaneously erased
PRELIMINARY INFORMATION
MARCH 2003
• Erase Algorithms:
Automatically preprograms/erases the flash memory
entirely, or by sector
• Program Algorithms:
Automatically writes and verifies data at specified
address
• Hidden ROM Region:
256 byte with a Factory-serialized secure electronic
serial number (ESN), which is accessible through a
command sequence
• Data Polling and Toggle Bit:
Detects the completion of the program or erase cycle
• Ready-Busy Outputs (RY/BY)
Detection of program or erase cycle completion for
each flash chip
• Over 100,000 write/erase cycles
• Low supply voltage (Vccf ≤ 2.5V) inhibits writes
• WP/ACC input pin:
If VIL, allows partial protection of boot sectors
If VIH, allows removal of boot sector protection
If Vacc, program time is improved
PSRAM FEATURES (32 Mb density)
• Power Dissipation:
Operating: 25 mA maximum
Standby: 110 µA maximum
• Chip Selects: CE1r, CE2r
• Power down feature using CE2r
Sleep Mode: 10 µA maximum
Nap: 65 µA maximum
8 mbit Partial: 80 µA maximum
• Data retention supply voltage: 2.1 V to 3.3V
• Byte data control: LB (DQ0–DQ7), UB
(DQ8–DQ15)
Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products. FlexBankTM is a trademark
of Fujitsu Limited, Japan. Embedded Erase^TM and Embedded Program^TM are trademarks of Advanced Micro Devices, Inc
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774
1
PRELIMINARY INFORMATION Rev. 00D
03/24/03