TDA5235 Datasheet, PDF (4/259 Pages) Infineon Technologies AG – Enhanced Sensitivity Double-Configuration Receiver with Digital Baseband Processing

TDA5235
Revision Number:
Revision History:
Previous Version:
Page
Page 25
Page 27
Page 29
Page 31
Page 32
Page 34
Page 39
Page 43
Page 47, 50, 54
Page 67
Page 68
Page 76
Page 82
Page 84
Page 86
Page 105
Page 123
Page 125
Page 128
Page 136 f
Page 136
Page 139 ff
Page 145
010
2010-02-19
V1.0
TDA5235_V0.1
Subjects (major changes since last revision)
Update of Figure 9
Update of Figure 10
AFC limitation added
AGC setting proposal added
New Section 2.4.6.5 ADC added
Additional information on RSSIPRX register inserted
Signal and Noise Detector Procedure adapted
x_CDRRI register recommendation changed
Data Slicer Modes adapted; limitation added
Update of Figure 41
Update of Figure 42
Additional hint on clock and data recovery algorithm of the user
software inserted
PLDLEN limitation added
Limitation for ISx readout and Burst-read function added
Limitation for Burst-read function added
Description of “Parallel Wake-up Search” adapted
Additional hints added
Adaption of Section 4.1
New item C7 added
Comments added for items I6, I7, I8, I9, J11, J12
Item J1 updated
General test conditions noted for parameters K, L and M
BOM components C7, C8, L1, R2 and R3 updated
We Listen to Your Comments
Any information within this document that you feel is wrong, unclear or missing at all?
Your feedback will help us to continuously improve the quality of this document.
Please send your proposal (including a reference to this document) to:
[e-mail]