TDA5235 Datasheet, PDF(177/259 Page) Infineon Technologies AG – Enhanced Sensitivity Double-Configuration Receiver with Digital Baseband Processing

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

TDA5235 Datasheet, PDF (177/259 Pages) Infineon Technologies AG – Enhanced Sensitivity Double-Configuration Receiver with Digital Baseband Processing

◁

TDA5235

Appendix

Register Overview

Table 2 Register Overview and Reset Value (contâd)

Register Short Name Register Long Name

Offset Address

B_MID19

B_MIDC0

B_MIDC1

B_IF1

B_WUC

B_WUPAT0

B_WUPAT1

B_WUBCNT

B_WURSSITH1

B_WURSSIBL1

Message ID Register 19

Message ID Control Register 0

Message ID Control Register 1

IF1 Register

Wake-Up Control Register

Wake-Up Pattern Register 0

Wake-Up Pattern Register 1

Wake-Up Bit or Chip Count Register

RSSI Wake-Up Threshold for Channel 1 Register

RSSI Wake-Up Blocking Level Low Channel 1

Register

113H

114H

115H

116H

117H

118H

119H

11AH

11BH

11CH

B_WURSSIBH1

RSSI Wake-Up Blocking Level High Channel 1

Register

11DH

B_SIGDETSAT

B_WULOT

B_SYSRCTO

B_TOTIM_SYNC

B_TOTIM_TSI

B_TOTIM_EOM

B_AFCLIMIT

B_AFCAGCD

B_AFCSFCFG

B_AFCK1CFG0

B_AFCK1CFG1

B_AFCK2CFG0

B_AFCK2CFG1

B_PMFUDSF

B_AGCSFCFG

B_AGCCFG0

B_AGCCFG1

B_AGCTHR

B_DIGRXC

B_PKBITPOS

B_ISUPFCSEL

B_PDECF

B_PDECSCFSK

B_PDECSCASK

B_MFC

B_SRC

Signal Detector Saturation Threshold Register

Wake-Up on Level Observation Time Register

Synchronization Search Time-Out Register

SYNC Timeout Timer Register

TSI Timeout Timer Register

EOM Timeout Timer Register

AFC Limit Configuration Register

AFC/AGC Freeze Delay Register

AFC Start/Freeze Configuration Register

AFC Integrator 1 Gain Register 0

AFC Integrator 1 Gain Register 1

AFC Integrator 2 Gain Register 0

AFC Integrator 2 Gain Register 1

Peak Memory Filter Up-Down Factor Register

AGC Start/Freeze Configuration Register

AGC Configuration Register 0

AGC Configuration Register 1

AGC Threshold Register

Digital Receiver Configuration Register

RSSI Peak Detector Bit Position Register

Image Supression Fc Selection Register

Pre Decimation Factor Register

Pre Decimation Scaling Register FSK Mode

Pre Decimation Scaling Register ASK Mode

Matched Filter Control Register

Sampe Rate Converter NCO Tune

124H

125H

126H

127H

128H

129H

12AH

12BH

12CH

12DH

12EH

12FH

130H

131H

132H

133H

134H

135H

136H

137H

138H

139H

13AH

13BH

13CH

13DH

Reset Value

00H

00H

00H

20H

04H

00H

00H

00H

00H

FFH

00H

10H

00H

87H

FFH

00H

00H

02H

00H

00H

00H

00H

00H

00H

42H

00H

2BH

03H

08H

40H

00H

07H

00H

00H

20H

07H

00H

Data Sheet

177

V1.0, 2010-02-19

▷