TDA5235 Datasheet, PDF(175/259 Page) Infineon Technologies AG – Enhanced Sensitivity Double-Configuration Receiver with Digital Baseband Processing

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

TDA5235 Datasheet, PDF (175/259 Pages) Infineon Technologies AG – Enhanced Sensitivity Double-Configuration Receiver with Digital Baseband Processing

◁

TDA5235

Appendix

Register Overview

Table 2 Register Overview and Reset Value (contâd)

Register Short Name Register Long Name

PPCFG0

PP0 and PP1 Configuration Register

PPCFG1

PP2 and PP3 Configuration Register

PPCFG2

PPx Port Configuration Register

RXRUNCFG0

RX RUN Configuration Register 0

RXRUNCFG1

RX RUN Configuration Register 1

CLKOUT0

Clock Divider Register 0

CLKOUT1

Clock Divider Register 1

CLKOUT2

Clock Divider Register 2

RFC

RF Control Register

BPFCALCFG0

BPF Calibration Configuration Register 0

BPFCALCFG1

BPF Calibration Configuration Register 1

XTALCAL0

XTAL Coarse Calibration Register

XTALCAL1

XTAL Fine Calibration Register

RSSIMONC

RSSI Monitor Configuration Register

ADCINSEL

ADC Input Selection Register

RSSIOFFS

RSSI Offset Register

RSSISLOPE

RSSI Slope Register

CDRDRTHRP

CDR Data Rate Acceptance Positive Threshold

Register

CDRDRTHRN

CDR Data Rate Acceptance Negative Threshold

Register

IM0

Interrupt Mask Register 0

SPMAP

Self Polling Mode Active Periods Register

SPMIP

Self Polling Mode Idle Periods Register

SPMC

Self Polling Mode Control Register

SPMRT

Self Polling Mode Reference Timer Register

SPMOFFT0

Self Polling Mode Off Time Register 0

SPMOFFT1

Self Polling Mode Off Time Register 1

SPMONTA0

Self Polling Mode On Time Config A Register 0

SPMONTA1

Self Polling Mode On Time Config A Register 1

SPMONTB0

Self Polling Mode On Time Config B Register 0

SPMONTB1

Self Polling Mode On Time Config B Register 1

EXTPCMD

External Processing Command Register

CMC1

Chip Mode Control Register 1

CMC0

Chip Mode Control Register 0

RSSIPWU

Wakeup Peak Detector Readout Register

IS0

Interrupt Status Register 0

RFPLLACC

RF PLL Actual Channel and Configuration

Register

Offset Address

081H

082H

083H

084H

085H

086H

087H

088H

089H

08AH

08BH

08CH

08DH

08EH

08FH

090H

091H

092H

093H

094H

096H

097H

098H

099H

09AH

09BH

09CH

09DH

09EH

09FH

0A4H

0A5H

0A6H

0A7H

0A8H

0AAH

Reset Value

50H

12H

00H

FFH

FFH

0BH

00H

00H

07H

07H

04H

10H

00H

01H

00H

80H

80H

1EH

23H

00H

01H

01H

00H

01H

01H

00H

01H

00H

01H

00H

00H

04H

10H

00H

FFH

00H

Data Sheet

175

V1.0, 2010-02-19

▷